

# **VIPA System 300S**



### **SPEED7 - CPU | 314-2BG03 | Manual**

HB140E\_CPU | RE\_314-2BG03 | Rev. 09/45 November 2009



#### Copyright © VIPA GmbH. All Rights Reserved.

This document contains proprietary information of VIPA and is not to be disclosed or used except in accordance with applicable agreements.

This material is protected by the copyright laws. It may not be reproduced, distributed, or altered in any fashion by any entity (either internal or external to VIPA), except in accordance with applicable agreements, contracts or licensing, without the express written consent of VIPA and the business management owner of the material.

For permission to reproduce or distribute, please contact: VIPA, Gesellschaft für Visualisierung und Prozessautomatisierung mbH

Ohmstraße 4, D-91074 Herzogenaurach, Germany

Tel.: +49 (91 32) 744 -0 Fax.: +49 9132 744 1864 EMail: info@vipa.de http://www.vipa.de

#### Note

Every effort has been made to ensure that the information contained in this document was complete and accurate at the time of publishing. Nevertheless, the authors retain the right to modify the information. This customer document describes all the hardware units and functions known at the present time. Descriptions may be included for units which are not present at the customer site. The exact scope of delivery is described in the respective purchase contract.

#### **CE Conformity**

Hereby, VIPA GmbH declares that the products and systems are in compliance with the essential requirements and other relevant provisions of the following directives:

- 2004/108/EC Electromagnetic Compatibility Directive
- 2006/95/EC Low Voltage Directive

Conformity is indicated by the CE marking affixed to the product.

#### **Conformity Information**

For more information regarding CE marking and Declaration of Conformity (DoC), please contact your local VIPA customer service organization.

#### **Trademarks**

VIPA, SLIO, System 100V, System 200V, System 300V, System 300S, System 400V, System 500S and Commander Compact are registered trademarks of VIPA Gesellschaft für Visualisierung und Prozessautomatisierung mbH.

SPEED7 is a registered trademark of profichip GmbH.

SIMATIC, STEP, SINEC, S7-300 and S7-400 are registered trademarks of Siemens AG.

Microsoft und Windows are registered trademarks of Microsoft Inc., USA.

Portable Document Format (PDF) and Postscript are registered trademarks of Adobe Systems, Inc.

All other trademarks, logos and service or product marks specified herein are owned by their respective companies.

#### Information product support

Contact your local VIPA Customer Service Organization representative if you wish to report errors or questions regarding the contents of this document. If you are unable to locate a customer service center, contact VIPA as follows:

VIPA GmbH, Ohmstraße 4, 91074 Herzogenaurach, Germany

Telefax:+49 9132 744 1204 EMail: documentation@vipa.de

#### **Technical support**

Contact your local VIPA Customer Service Organization representative if you encounter problems with the product or have questions regarding the product. If you are unable to locate a customer service center, contact VIPA as follows:

VIPA GmbH, Ohmstraße 4, 91074 Herzogenaurach, Germany

Telephone: +49 9132 744 1150/1180 (Hotline)

EMail: support@vipa.de

### **Contents**

About this manual	1
Safety information	2
Chapter 1 Basics	1-1
Safety Information for Users	1-2
General description of the System 300	
Operating structure of a CPU	1-4
CPU 314SE/DPS	
Chapter 2 Assembly and installation guidelines	2-1
Overview	2-2
Installation dimensions	2-3
Assembly Standard-Bus	2-4
Cabling	2-5
Installation guidelines	2-8
Chapter 3 Hardware description	3-1
Properties	
Structure	3-3
Components	
Technical Data	_
Chapter 4 Deployment CPU 314SE/DPS	4-1
Assembly Standard-Bus	
Start-up behavior	4-3
Addressing	
Initialization Ethernet PG/OP channel	
Access to the internal Web page	
Project engineering	
Setting CPU parameters	
Setting module parameters	
Project transfer	
Operating modes	
Overall reset	
Firmware update	
Factory reset	
Memory extension with MCC	
Extended know-how protection	
VIPA specific diagnostic entries	
Using test functions for control and monitoring of variables	
Chapter 5 Deployment PtP communication	
Fast introduction	
Principle of the data transfer	
Deployment of RS485 interface for PtP	
Parameterization	
Communication	
Protocols and procedures	
Modbus - Function codes	
Modbus – Example communication	
•	

Chapter 6	Deployment Profibus communication	6-1
Overview		6-2
Deployme	ent as Profibus DP slave	6-3
Profibus in	nstallation guidelines	6-5
Chapter 7	WinPLC7	7-1
System pr	resentation	7-2
Installation	n	7-3
Example p	project engineering	7-4
Appendix		A-1
Index		A-1

#### **About this manual**

This manual describes the System 300S SPEED7 CPU 314SE/DPS from VIPA. Here you may find every information for commissioning and operation.

#### Overview

#### Chapter 1: Principles

This Basics contain hints for the usage and information about the project engineering of a SPEED7 system from VIPA.

General information about the System 300S like dimensions and environment conditions will also be found.

#### Chapter 2: Assembly and installation guidelines

In this chapter you will find all information, required for the installation and the cabling of a process control with the components of the System 300 with a CPU 314SE/DPS.

#### Chapter 3: Hardware description

Here the hardware components of the CPU 314SE/DPS are more described. The technical data are at the end of the chapter.

#### Chapter 4: Deployment CPU 314SE/DPS

This chapter describes the employment of a CPU 314SE/DPS with SPEED7 technology in the System 300. The description refers directly to the CPU and to the employment in connection with peripheral modules that are mounted on a profile rail together with the CPU at the standard bus.

#### Chapter 5: Deployment PtP communication

Content of this chapter is the deployment of the RS485 interface for serial PtP communication. Here you'll find every information about the protocols, the activation and project engineering of the interface, which are necessary for the serial communication using the RS485 interface.

#### Chapter 6: Deployment Profibus communication

Content of this chapter is the deployment of the CPU 314SE/DPS with Profibus. After a short overview the project engineering and parameterization of the Profibus DP slave of the CPU 314SE/DPS from VIPA is shown.

Both the project engineering of the DP slave and the integration in a DP master system are shown. The chapter is ended with notes to the Profibus installation guidelines.

#### Chapter 7: WinPLC7

In this chapter the programming and simulation software WinPLC7 from VIPA is presented. WinPLC7 is suited for every with Siemens STEP®7 programmable PLC.

Besides the system presentation and installation here the basics for using the software is explained with a sample project.

More information concerning the usage of WinPLC7 may be found in the online help respectively in the online documentation of WinPLC7.

## Objective and contents

This manual describes the System 300S SPEED7 CPU 314SE/DPS from VIPA. It contains a description of the construction, project implementation and usage.

This manual is part of the documentation package with order number HB140E\_CPU and relevant for:

Product	Order number	as of state: CPU-HW CPU-FW	
CPU 314SE/DPS	VIPA 314-2BG03	01	V346

#### **Target audience**

The manual is targeted at users who have a background in automation technology.

# Structure of the manual

The manual consists of chapters. Every chapter provides a self-contained description of a specific topic.

# Guide to the document

The following guides are available in the manual:

- an overall table of contents at the beginning of the manual
- an overview of the topics for every chapter
- an index at the end of the manual.

#### **Availability**

The manual is available in:

- · printed form, on paper
- in electronic form as PDF-file (Adobe Acrobat Reader)

#### Icons Headings

Important passages in the text are highlighted by following icons and headings:



#### Danger!

Immediate or likely danger. Personal injury is possible.



#### Attention!

Damages to property is likely if these warnings are not heeded.



#### Note!

Supplementary information and useful tips.

### **Safety information**

# Applications conforming with specifications

The SPEED7 CPU is constructed and produced for:

- all VIPA System 300 components
- · communication and process control
- general control and automation applications
- industrial applications
- operation within the environmental conditions specified in the technical data
- installation into a cubicle



#### Danger!

This device is not certified for applications in

• in explosive environments (EX-zone)

#### **Documentation**

The manual must be available to all personnel in the

- · project design department
- installation department
- commissioning
- operation



The following conditions must be met before using or commissioning the components described in this manual:

- Modification to the process control system should only be carried out when the system has been disconnected from power!
- Installation and modifications only by properly trained personnel
- The national rules and regulations of the respective country must be satisfied (installation, safety, EMC ...)

#### **Disposal**

National rules and regulations apply to the disposal of the unit!

### **Chapter 1** Basics

#### Overview

This Basics contain hints for the usage and information about the project engineering of a SPEED7 system from VIPA.

General information about the System 300S like dimensions and environment conditions will also be found.

Content	Topic		Page
	Chapter 1	Basics	1-1
	Safety Info	ormation for Users	1-2
	General d	escription of the System 300	1-3
	Operating	structure of a CPU	1-4
	CPU 3145	SE/DPS	1-7

### **Safety Information for Users**

Handling of electrostatic sensitive modules VIPA modules make use of highly integrated components in MOS-Technology. These components are extremely sensitive to over-voltages that can occur during electrostatic discharges.

The following symbol is attached to modules that can be destroyed by electrostatic discharges.



The Symbol is located on the module, the module rack or on packing material and it indicates the presence of electrostatic sensitive equipment.

It is possible that electrostatic sensitive equipment is destroyed by energies and voltages that are far less than the human threshold of perception. These voltages can occur where persons do not discharge themselves before handling electrostatic sensitive modules and they can damage components thereby, causing the module to become inoperable or unusable.

Modules that have been damaged by electrostatic discharges can fail after a temperature change, mechanical shock or changes in the electrical load.

Only the consequent implementation of protection devices and meticulous attention to the applicable rules and regulations for handling the respective equipment can prevent failures of electrostatic sensitive modules.

Shipping of electrostatic sensitive modules

Modules must be shipped in the original packing material.

Measurements and alterations on electrostatic sensitive modules

When you are conducting measurements on electrostatic sensitive modules you should take the following precautions:

- Floating instruments must be discharged before use.
- Instruments must be grounded.

Modifying electrostatic sensitive modules you should only use soldering irons with grounded tips.



#### Attention!

Personnel and instruments should be grounded when working on electrostatic sensitive modules.

### **General description of the System 300**

#### The System 300

The System 300 is a modular automation system for middle and high performance needs, which may be used either central or decentral. The single modules are directly clipped to the profile rail and are connected together with the help of bus clips at the backside.

The CPUs of the System 300 are instruction set compatible to S7-300 from Siemens.

#### System 300V System 300S


VIPA differentiates between System 300V and System 300S.

System 300V

The System 300V allows you to resolve automation tasks central and decentral. The single modules of the System 300V from VIPA are similar in construction to Siemens. Due to the compatible backplane bus, the modules from VIPA and Siemens can be mixed.

System 300S

The System 300S extends the central area with high-speed CPUs that have the integrated SPEED7 chip. Additionally some CPU's have got a parallel SPEED-Bus that allows the modular connection of fast peripheral modules like IOs or bus master.



#### Manual overview

This manual describes a CPU from the System 300S with integrated SPEED7 technology.

The description of the System 300V CPU 31x without SPEED7 and the concerning peripheral modules like digital and analog in-/output modules, power supplies and bus coupler is to find in the HB 130.

### Operating structure of a CPU

#### General

The CPU contains a standard processor with internal program memory. In combination with the integrated SPEED7 technology the unit provides a powerful solution for process automation applications within the System 300S family.

A CPU supports the following modes of operation:

- cyclic operation
- timer processing
- alarm controlled operation
- priority based processing

#### Cyclic processing

**Cyclic** processing represents the major portion of all the processes that are executed in the CPU. Identical sequences of operations are repeated in a never-ending cycle.

#### Timer processing

Where a process requires control signals at constant intervals you can initiate certain operations based upon a **timer**, e.g. not critical monitoring functions at one-second intervals.

# Alarm controlled processing

If a process signal requires a quick response you would allocate this signal to an **alarm controlled** procedure. An alarm can activate a procedure in your program.

# Priority based processing

The above processes are handled by the CPU in accordance with their **priority.** Since a timer or an alarm event requires a quick reaction, the CPU will interrupt the cyclic processing when these high-priority events occur to react to the event. Cyclic processing will resume, once the reaction has been processed. This means that cyclic processing has the lowest priority.

#### **Applications**

The program that is present in every CPU is divided as follows:

- System routine
- User application

#### System routine

The system routine organizes all those functions and procedures of the CPU that are not related to a specific control application.

#### **User application**

This consists of all the functions that are required for the processing of a specific control application. The operating modules provide the interfaces to the system routines.

#### **Operands**

The following series of operands is available for programming the CPU:

- · Process image and periphery
- Bit memory
- Timers and counters
- Data blocks

# Process image and periphery

The user application can quickly access the process image of the inputs and outputs PAA/PAE. You may manipulate the following types of data:

- individual Bits
- Bytes
- Words
- Double words

You may also gain direct access to peripheral modules via the bus from user application. The following types of data are available:

- Bytes
- Words
- Blocks

#### **Bit Memory**

The bit memory is an area of memory that is accessible by means of certain operations. Bit memory is intended to store frequently used working data.

You may access the following types of data:

- individual Bits
- Bytes
- Words
- Double words

## Timers and counters

In your program you may load cells of the timer with a value between 10ms and 9990s. As soon as the user application executes a start-operation, the value of this timer is decremented by the interval that you have specified until it reaches zero.

You may load counter cells with an initial value (max. 999) and increment or decrement these when required.

#### **Data Blocks**

A data block contains constants or variables in the form of bytes, words or double words. You may always access the current data block by means of operands.

You may access the following types of data:

- individual Bits
- Bytes
- Words
- Double words

#### CPU 314SE/DPS

#### Overview

The CPU 314SE/DPS bases upon the SPEED7 technology. This supports the CPU at programming and communication by means of co-processors that causes a power improvement for highest needs.


The SPEED7 CPUs from VIPA are instruction compatible to the programming language STEP®7 from Siemens and may be programmed via WinPLC7 from VIPA or via the Siemens SIMATIC Manager. Here the instruction set of the S7-400 from Siemens is used.

Modules and CPUs of the System 300 from VIPA and Siemens may be used at the "Standard" bus as a mixed configuration.

The user application is stored in the battery buffered RAM or on an additionally pluggable MMC storage module.

Due to the automatic address allocation, the deployment of the CPU 314SE/DPS allows to address 32 peripheral modules.

The CPU is configured as CPU 315-2AG10 (6ES7 315-2AG10-0AB0/V2.6) from Siemens.





#### Note!

To configure please use the CPU 315-2AG10 (6ES7 315-2AG10-0AB0/V2.6) from Siemens of the hardware catalog.

For the project engineering, a thorough knowledge of the Siemens SIMATIC Manager and the hardware configurator from Siemens is required!

# Memory management

The CPU 314-2BG03 has a *work memory* of about 128kbyte. During program run the work memory is divided into 50% for program and 50% for data.

There is the possibility to expand the work memory to max. 512kbyte. The size of the *load memory* is fixed at 512kbyte.

# Integrated Profibus DP slave

The CPU has a Profibus DP slave integrated. This is configured during hardware configuration by the Profibus part of the CPU 315-2AG10 (6ES7 315-2AG10-0AB0/V2.6) from Siemens. Here switch during configuration the Profibus part to "Slave" operation mode.

# PtP communication

By switching the Profibus part to "Master" operation without linking, the interface may be used for point-to-point (PtP) communication. Here the communication happens by means of VIPA handling blocks.

#### Integrated Ethernet PG/OP channel

The CPU has an Ethernet interface for PG/OP communication. Via the "PLC" functions you may directly access the Ethernet PG/OP channel and program res. remote control your CPU. A max. of 4 PG/OP connections is available.

You may also access the CPU with a visualization software via these connections.

#### **Operation Security**

- Wiring by means of spring pressure connections (CageClamps) at the front connector
- Core cross-section 0.08...2.5mm2
- · Total isolation of the wiring at module change
- Potential separation of all modules to the backplane bus
- ESD/Burst acc. IEC 61000-4-2/IEC 61000-4-4 (up to level 3)
- Shock resistance acc. IEC 60068-2-6 / IEC 60068-2-27 (1G/12G)

# Environmental conditions

- Operating temperature: 0 ... +60°C
- Storage temperature: -25 ... +70°C
- Relative humidity: 5 ... 95% without condensation
- Ventilation by means of a fan is not required

#### Dimensions/ Weight

 Dimensions of the basic enclosure: 1tier width: (HxWxD) in mm: 40x125x120

# Integrated power supply

The CPU comes with an integrated power supply. The power supply has to be supplied with DC 24V. By means of the supply voltage, the internal electronic is supplied as well as the connected modules via backplane bus. The power supply is protected against inverse polarity and overcurrent.

### **Chapter 2** Assembly and installation guidelines

#### Overview

In this chapter you will find all information, required for the installation and the cabling of a process control with the components of a CPU 314SE/DPS in the System 300.

Content	Topic		Page
	Chapter 2	Assembly and installation guidelines	2-1
	<del>-</del>		
	Installation	n dimensions	2-3
	Assembly	Standard-Bus	2-4
	•		
	•	guidelines	


#### **Overview**

#### General

The single modules are directly installed on a profile rail and connected via the backplane bus connector. Before installing the modules you have to clip the backplane bus connector to the module from the backside.

The backplane bus connector is delivered together with the peripheral modules.

#### Profile rail





Order number	А	В	С
VIPA 390-1AB60	160mm	140mm	10mm
VIPA 390-1AE80	482mm	466mm	8.3mm
VIPA 390-1AF30	530mm	500mm	15mm
VIPA 390-1AJ30	830mm	800mm	15mm
VIPA 390-9BC00*	2000mm	Drillings only left	15mm

<sup>\*</sup> Unit pack: 10 pieces

#### **Bus connector**

For the communication between the modules the System 300 uses a backplane bus connector. Backplane bus connectors are included in the delivering of the peripheral modules and are clipped at the module from the backside before installing it to the profile rail.






### Installation dimensions


Dimensions
Basic enclosure

1tier width (WxHxD) in mm: 40 x 125 x 120

#### **Dimensions**




# Installation dimensions




### **Assembly Standard-Bus**

#### horizontal assembly



#### lying assembly



#### vertical assembly




#### Assembly possibilities


Please regard the allowed environment temperatures:

 horizontal assembly: from 0 to 60°C vertical assembly: from 0 to 40°C from 0 to 40°C lying assembly:

#### **Approach**



- If the background is a grounded metal or device plate, please look for a low-impedance connection between profile rail and background.
- Connect the profile rail with the protected earth conductor. For this purpose there is a bolt with M6-thread.
- The minimum cross-section of the cable to the protected earth conductor has to be 10mm2.
- Stick the power supply to the profile rail and pull it to the left side to the grounding bolt of the profile rail.
- Fix the power supply by screwing.
- Take a backplane bus connector and click it at the CPU from the backside like shown in the picture.
- Stick the CPU to the profile rail right from the power supply and pull it to the power supply.



- Click the CPU downwards and bolt it like shown.
- Repeat this procedure with the peripheral modules, by clicking a backplane bus connector, stick the module right from the modules you've already fixed, click it downwards and connect it with the backplane bus connector of the last module and bolt it.



#### Danger!

- The power supplies must be released before installation and repair tasks, i.e. before handling with the power supply or with the cabling you must disconnect current/voltage (pull plug, at fixed connection switch off the concerning fuse)!
- Installation and modifications only by properly trained personnel!

### **Cabling**

#### Overview

The CPUs are exclusively delivered with CageClamp contacts. The connection of the I/O periphery happens by 40pole front screw connection.




#### Danger!

- The power supplies must be released before installation and repair tasks, i.e. before handling with the power supply or with the cabling you must disconnect current/voltage (pull plug, at fixed connection switch off the concerning fuse)!
- Installation and modifications only by properly trained personnel!


# CageClamp technology (green)

For the cabling of power supply of a CPU, a green plug with CageClamp technology is deployed.


The connection clamp is realized as plug that may be clipped off carefully if it is still cabled.




Here wires with a cross-section of 0.08mm2 to 2.5mm2 may be connected. You can use flexible wires without end case as well as stiff wires.





- [1] Test point for 2mm test tip
- [2] Locking (orange) for screwdriver
- [3] Round opening for wires




The picture on the left side shows the cabling step by step from top view.









# Front connectors of the in-/output modules

In the following the cabling of the two variants are shown:

20pole screw connection VIPA 392-1AJ00	<b>40pole screw connection</b> VIPA 392-1AM00
eccecce cosssssss	

Open the front flap of your I/O module.

Bring the front connector in cabling position.


For this you plug the front connector on the module until it locks. In this position the front connector juts out of the module and has no contact yet.

De-isolate your wires. If needed, use core end cases.


Thread the included cable binder into the front connector.

If you want to lead out your cables from the bottom of the module, start with the cabling from bottom to top, res. from top to bottom, if the cables should be led out at the top.

Bolt also the connection screws of not cabled screw clamps.



Put the included cable binder around the cable bundle and the front connector.



Fix the cable binder for the cable bundle.

<b>20pole screw connection</b> VIPA 392-1AJ00	<b>40pole screw connection</b> VIPA 392-1AM00
Push the release key at the front connector on the upper side of the module and at the same time push the front connector into the module until it locks.	Bolt the fixing screw of the front connector.
	0.4 0.7 Nm

Now the front connector is electrically connected with your module.

Close the front flap.

Fill out the labeling strip to mark the single channels and push the strip into the front flap.

### Installation guidelines

#### General

The installation guidelines contain information about the interference free deployment of System 300 systems. There is the description of the ways, interference may occur in your control, how you can make sure the electromagnetic digestibility (EMC), and how you manage the isolation.

## What means EMC?

Electromagnetic digestibility (EMC) means the ability of an electrical device, to function error free in an electromagnetic environment without being interferenced res. without interferencing the environment.

All System 300 components are developed for the deployment in hard industrial environments and fulfill high demands on the EMC. Nevertheless you should project an EMC planning before installing the components and take conceivable interference causes into account.

# Possible interference causes

Electromagnetic interferences may interfere your control via different ways:

- Fields
- I/O signal conductors
- · Bus system
- Current supply
- Protected earth conductor

Depending on the spreading medium (lead bound or lead free) and the distance to the interference cause, interferences to your control occur by means of different coupling mechanisms.

#### One differs:

- galvanic coupling
- · capacitive coupling
- · inductive coupling
- radiant coupling

### Basic rules for EMC

In the most times it is enough to take care of some elementary rules to guarantee the EMC. Please regard the following basic rules when installing your PLC.

- Take care of a correct area-wide grounding of the inactive metal parts when installing your components.
  - Install a central connection between the ground and the protected earth conductor system.
  - Connect all inactive metal extensive and impedance-low.
  - Please try not to use aluminum parts. Aluminum is easily oxidizing and is therefore less suitable for grounding.
- When cabling, take care of the correct line routing.
  - Organize your cabling in line groups (high voltage, current supply, signal and data lines).
  - Always lay your high voltage lines and signal res. data lines in separate channels or bundles.
  - Route the signal and data lines as near as possible beside ground areas (e.g. suspension bars, metal rails, tin cabinet).
- Proof the correct fixing of the lead isolation.
  - Data lines must be laid isolated.
  - Analog lines must be laid isolated. When transmitting signals with small amplitudes the one sided laying of the isolation may be favorable.
  - Lay the line isolation extensively on an isolation/protected earth conductor rail directly after the cabinet entry and fix the isolation with cable clamps.
  - Make sure that the isolation/protected earth conductor rail is connected impedance-low with the cabinet.
  - Use metallic or metalized plug cases for isolated data lines.
- In special use cases you should appoint special EMC actions.
  - Wire all inductivities with erase links, which are not addressed by the System 300V modules.
  - For lightening cabinets you should prefer incandescent lamps and avoid luminescent lamps.
- Create a homogeneous reference potential and ground all electrical operating supplies when possible.
  - Please take care for the targeted employment of the grounding actions. The grounding of the PLC is a protection and functionality activity.
  - Connect installation parts and cabinets with the System 300V in star topology with the isolation/protected earth conductor system. So you avoid ground loops.
  - If potential differences between installation parts and cabinets occur, lay sufficiently dimensioned potential compensation lines.

### Isolation of conductors

Electrical, magnetically and electromagnetic interference fields are weakened by means of an isolation, one talks of absorption.

Via the isolation rail, that is connected conductive with the rack, interference currents are shunt via cable isolation to the ground. Hereby you have to make sure, that the connection to the protected earth conductor is impedance-low, because otherwise the interference currents may appear as interference cause.

When isolating cables you have to regard the following:

- If possible, use only cables with isolation tangle.
- The hiding power of the isolation should be higher than 80%.
- Normally you should always lay the isolation of cables on both sides.
   Only by means of the both-sided connection of the isolation you achieve high quality interference suppression in the higher frequency area.

Only as exception you may also lay the isolation one-sided. Then you only achieve the absorption of the lower frequencies. A one-sided isolation connection may be convenient, if:

- the conduction of a potential compensating line is not possible
- analog signals (some mV res. μA) are transferred
- foil isolations (static isolations) are used.
- With data lines always use metallic or metalized plugs for serial couplings. Fix the isolation of the data line at the plug rack. Do not lay the isolation on the PIN 1 of the plug bar!
- At stationary operation it is convenient to strip the insulated cable interruption free and lay it on the isolation/protected earth conductor line.
- To fix the isolation tangles use cable clamps out of metal. The clamps must clasp the isolation extensively and have well contact.
- Lay the isolation on an isolation rail directly after the entry of the cable in the cabinet. Lead the isolation further on to the System 300V module and don't lay it on there again!



#### Please regard at installation!

At potential differences between the grounding points, there may be a compensation current via the isolation connected at both sides.

Remedy: Potential compensation line

### **Chapter 3** Hardware description

#### Overview


Here the hardware components of the CPU 314SE/DPS are more described. The technical data are at the end of the chapter.

Content	Topic		Page
	Chapter 3	Hardware description	3-1
	Properties		3-2
	Compone	nts	3-4
	Technical	Data	3-7

### **Properties**

## **CPU 314SE/DPS** 314-2BG03

- SPEED7 technology integrated
- 128kbyte integrated work memory (50% code, 50% data)
- Memory expandable to max. 512kbyte (50% code, 50% data)
- Load memory 512kbyte
- Profibus DP slave integrated (DP-V0, DP-V1)
- MPI interface
- MCC slot for external memory cards and memory extension
- Status LEDs for operating state and diagnosis
- · Real-time clock battery buffered
- Ethernet PG/OP channel
- RS485 interface configurable for Profibus DP slave respectively PtP communication
- I/O address range digital/analog 2048byte
- 512 timer
- 512 counter
- 8192 flag byte




#### **Ordering data**

Туре	Order number	Description
314SE/DPS	VIPA 314-2BG03	MPI interface, card slot, real time clock, Ethernet interface for
		PG/OP, Profibus DP slave

### **Structure**

#### CPU 314SE/DPS

314-2BG03



- [1] LEDs (deactivated)
- [2] Storage media slot
- [3] LEDs of the CPU part
- [4] Operating mode switch CPU

# The following components are under the front flap

- [5] Slot for DC 24V power supply
- [6] Twisted pair interface for Ethernet PG/OP channel
- [7] MPI interface
- [8] Profibus DP/PtP interface

### Components

### Operating mode switch



With the operating mode switch you may switch the CPU between STOP and RUN. The operating mode START-UP is driven automatically from the CPU between STOP and RUN.

Placing the switch to Memory Reset (MRES), you request an overall reset with following load from MMC (project or firmware).


# Ethernet PG/OP channel

The RJ45 jack serves the interface to the Ethernet PG/OP channel. This interface allows you to program res. remote control your CPU, to access the internal website or to connect a visualization via up to 4 PG/OP connections. Here a transfer rate of 10Mbit at half duplex is supported.

For online access to the CPU via Ethernet PG/OP channel valid IP address parameters have to be assigned to this. More may be found at chapter "Deployment CPU ..." at "Initialization Ethernet PG/OP channel".

The jack has the following assignment:

#### 8pin RJ45 jack:



Pin	Assignment	Pin	Assignment
1	Transmit +	5	-
2	Transmit -	6	Receive -
3	Receive +	7	-
4	-	8	-


#### **MPI** interface

The MPI interface handles the data exchange between CPU and PC. Via a bus communication you may transfer applications and data between the CPUs that are connected via MPI.

For a serial transfer from your PC you normally need a MPI transducer.

The MPI-slot has the following pin assignment:

#### 9pin D-type jack:



Pin	Assignment
1	reserved (must not be connected)
2	M24V
3	RxD/TxD-P (Line B)
4	RTS
5	M5V
6	P5V
7	P24V
8	RxD/TxD-N (Line A)
9	n.c.

#### **LEDs**

The CPU has got one row of LEDs on the front side. The following table shows you the usage of the LEDs and the according colors:

Label	Color	Meaning
PWR	green	CPU is provided with internal 5V
RUN	green	CPU is in the operating mode RUN
STOP	yellow	CPU is in the operating mode STOP
SF	red	On at system errors (hardware defect)
FRCE	yellow	On as soon as variables are forced (fixed)
MCC	yellow	Blinks at storage media access
Α	green	Activity: on: physically connected
		off: no physical connection
		blinks: shows Ethernet activity
S	green	Speed: on: 100Mbit
		off: 10Mbit



#### Note!

Every LED of the CPU is blinking three times, when accessing an invalid storage media or when it is pulled out during the reading process.

#### **Power supply**



The CPU has an integrated power supply. The power supply has to be provided with DC 24V. For this serves the double DC 24V slot, that is underneath the flap.

Via the power supply not only the internal electronic is provided with voltage, but by means of the backplane bus also the connected modules. The power supply is protected against polarity inversion and overcurrent. The internal electronic is galvanically connected with the supply voltage.

The power supply may provide the backplane bus with max. 3A.

# Memory management

The CPU has a *load memory* and a *work memory*. These are battery buffered. After project transfer the *load memory* contains the user program together with its system data. During operation the operation-relevant program code and the user data are copied to the *work memory* by the operating system of the CPU.

The CPU 314-2BG03 has a *work memory* of about 128kbyte. During program run the work memory is divided into 50% for program and 50% for data.

There is the possibility to expand the work memory to max 512kbyte by means of a MCC memory extension card. The size of the *load memory* is fixed at 512kbyte.

#### Storage media slot

As external storage medium for applications and firmware you may use a MMC storage module (**M**ulti**m**edia **c**ard) or a MCC memory extension card. The MCC can additionally be used as an external storage medium.

Both VIPA storage media are pre-formatted with the PC format FAT16 and can be accessed via a card reader. An access to the storage media always happens after an overall reset and PowerON.

# RS485 interface with configurable functionality

The CPU has an integrated RS485 interface. The functionality of this interface may be configured during hardware configuration by setting the operating mode of the Profibus part of the Siemens CPU (315-2AG10-0AB00 V2.6).

Here the following functionalities may be set:

#### PtP functionality

Per default the RS485 interface is preset to PtP functionality without any protocol.

Using the *PtP functionality* the RS485 interface is allowed to connect via serial point-to-point connection to different source respective target systems. Here the protocols ASCII, STX/ETX, 3964R, USS and Modbus-Master (ASCII, RTU) are supported. Configuration and communication happens during runtime.

To activate the PtP functionality set the Profibus part to "Master" operation without linking.

#### Profibus-Functionality

With Profibus functionality the integrated Profibus DP slave is connected to Profibus via the RS485 interface.

To activate the Profibus functionality set the Profibus part to "Slave" operation.


#### deactivated

To deactivate the interface set the Profibus part to "Master" operation with linking.

#### RS485 interface

Independently of functionality the RS485 interface have the same pin assignment:

#### 9pin D-type jack:



Pin	Assignment
1	shield
2	M24V
3	RxD/TxD-P (line B)
4	RTS
5	M5V
6	P5V
7	P24V
8	RxD/TxD-N (line A)
9	n.c.

### **Technical Data**

Module name	314-2BG03
Dimensions and weight	317 20000
Dimensions W x H x D	40 x 125 x 120mm
Weight	235g
Voltages, Currents, Potentials	200g
Power supply (rated value)	DC 24V
- Permitted range	20.4 28.8V
- Reverse polarity protection	
Current consumption (no-load operation)	yes 180mA
Inrush current typ.	8A
Power consumption (nominal value)	900mA
1 <sup>2</sup> t	0.7A <sup>2</sup> s
External fusing of power supply lines	2A
(recommended)	ZA
Power loss	6W
max. current drain to the backplane bus	3A
PG supply at MPI (DC 15V30V)	200mA (total MPI & DP: 300mA)
Accumulator	Lithium
- Clock back-up period	30 days
Memory	30 days
Work memory	
- integrated	
Code	64kbyte
Data	64kbyte
- expandable	0 <del>-1</del> kbyte
Code	256kbyte
Data	256kbyte 256kbyte
Backup (Accumulator)	yes
Load memory	512kbyte
Processing times	O I ZNOY CO
Processing times for	
- Bit instructions	0.021µs
- Word instructions	0.021µs
- Double integer arithmetic	0.021µs
- Floating-point arithmetic	0.125µs
Timers/Counters and their retentive characteristics	511.24 p. 3
S7 counters	512
- Retentivity	adjustable 0 up to 256
- Preset	up C0 to C7
- Counting value	0 up to 999
IEC counters	yes
- Type	SFB
- Number	unlimited
S7 timers	512
- Retentivity	adjustable 0 up to 256
- Preset	not retentive
- Time range	10ms to 9990s
ICE timers	yes
- Type	ŚFB
- Number	unlimited
	continued

Module name	314-2BG03
Data areas and their retentive characteristics	01123000
Bit memories	8192byte
- Adjustable retentivity	adjustable 0 up to 2048
- Preset	MB0 to MB15
Clock memories	8 (1 flag byte)
Data blocks	4095
- Size	64kbyte
Local data	U-HMY10
- per priority class	510byte
Blocks	OTOByte
OBs	see the instruction list
- Size	
	64kbyte
Nesting dept	4.4
- per priority class	14
FBs	2048
- Size	64kbyte
FCs	2048
- Size	64kbyte
Address areas (I/O)	
Total address areas	2048byte/2048byte
I/O Process image	128byte/128byte
Digital channels	16384/16385
- centralized	1024/1024
- integrated channels	-
Analog channels	1024/1024
- centralized	256/256
- integrated channels	-
Configuration	
maximum number of modules	
- Modules via backplane bus direct to PLC	32
- Modules via module rack	-
Number of racks	max. 4
Modules per module rack	max. 8
Number of integral DP masters	0
Time	
Real-time clock	yes (HW clock)
- Backed-up	yes
- buffered period	6 Weeks
- Accuracy	Deviation per day < 10s
Operating hours counter	8
- Number	0
- Value range	2 <sup>15</sup>
- Value range - Selectivity	1hour
- Selectivity - Retentive	
- Verguning	yes

Module name	314-2BG03
	314-2DG03
Testing and commissioning functions	
Status/Modify Variables	yes
- Variable	I, Q, M, DB, T, C
- Number of variables	30
of those as status variable	30
of those as control variable	14
Force	yes
- Variable	l, Q
- Number of Variables	10
Block status	yes
Single step	yes
Break points	3
Diagnostic buffer	yes
<ul> <li>Number of entries (not configurable)</li> </ul>	100
Communication functions	
PG/OP communication	yes
Global Data communication	yes
- Number of GD circuit	4
- Number of GD circuit	4
Sending stations	4
Receiving stations	4
- Length of GD packets	22byte
S7 basic communication	yes
- User data per job	76byte
consistent data	76byte (for X_SEND or X_RCV)
	64byte (for X_PUT or X_GET as the Server)
Interfaces	
Hardware description 1. interface	
Physics	RS 485
electrically isolated	no
Interface power supply (15 up to 30V DC)	200mA
Functionality 1. interface	
MPI	yes
Profibus DP	no
Point-to-Point connection	no
MPI 1. interface	
Services	
- PG-/OP communication	yes
- Global data communication	yes
- S7 basis communication	yes
- S7 Communication	
as Server	yes
as Client	no
- Transmission rates	187.5kbit/s
Hardware description 2. interface	
Physics	RS 485
Electrically isolated	yes
Interface power supply (15 up to 30V DC)	200mA
Functionality 2. interface	
MPI	no
Profibus DP	yes
Point-to-Point connection	yes
-	continued

Module name	314-2BG03
Hardware description 3. interface	
Physics	Ethernet RJ 45
Functionality 3. interface	
Services	
- PG/OP communication	yes
- S7 communication	
as server	no
as client	yes
Programming	
Programming language	KOP/FUP/AWL
Instruction set	see the instruction list
Nesting levels	8
System functions (SFC)	see the instruction list
System function blocks (SFB)	see the instruction list
User program protection	yes

### Chapter 4 Deployment CPU 314SE/DPS


### Overview

This chapter describes the employment of a 314SE/DPS with SPEED7 technology in the System 300. The description refers directly to the CPU and to the employment in connection with peripheral modules that are mounted on a profile rail together with the CPU at the standard bus.


Content	Topic	Page
	Chapter 4 Deployment CPU 314SE/DPS	4-1
	Assembly Standard-Bus	
	Start-up behavior	4-3
	Addressing	4-4
	Initialization Ethernet PG/OP channel	4-6
	Access to the internal Web page	4-9
	Project engineering	
	Setting CPU parameters	
	Setting module parameters	4-17
	Project transfer	
	Operating modes	4-22
	Overall reset	4-25
	Firmware update	4-27
	Factory reset	4-30
	Memory extension with MCC	4-31
	Extended know-how protection	4-32
	MMC-Cmd - Auto commands	4-34
	VIPA specific diagnostic entries	4-36
	Using test functions for control and monitoring of variables	4-40

### **Assembly Standard-Bus**

#### horizontal assembly



#### lying assembly



### vertical assembly




### Assembly possibilities

Please regard the allowed environment temperatures:

 horizontal assembly: from 0 to 60°C vertical assembly: from 0 to 40°C from 0 to 40°C lying assembly:


### **Approach**



- If the background is a grounded metal or device plate, please look for a low-impedance connection between profile rail and background.
- Connect the profile rail with the protected earth conductor. For this purpose there is a bolt with M6-thread.
- The minimum cross-section of the cable to the protected earth conductor has to be 10mm<sup>2</sup>.
- Stick the power supply to the profile rail and pull it to the left side to the grounding bolt of the profile rail.
- Fix the power supply by screwing.
- Take a backplane bus connector and click it at the CPU from the backside like shown in the picture.
- Stick the CPU to the profile rail right from the power supply and pull it to the power supply.



Repeat this procedure with the peripheral modules, by clicking a backplane bus connector, stick the module right from the modules you've already fixed, click it downwards and connect it with the backplane bus connector of the last module and bolt it.





### Danger!

- The power supplies must be released before installation and repair tasks, i.e. before handling with the power supply or with the cabling you must disconnect current/voltage (pull plug, at fixed connection switch off the concerning fuse)!
- Installation and modifications only by properly trained personnel!

### Start-up behavior


### Turn on power supply

After the power supply has been switched on, the CPU changes to the operating mode the operating mode lever shows.

Now you may transfer your project to the CPU via MPI from your configuration tool res. plug in a MMC with your project and run an overall reset.

#### **Overall reset**

The following picture shows the approach once more:





#### Note!

The transfer of the application program from the MMC into the CPU takes always place after an overall reset!

# Default boot procedure, as delivered

When the CPU is delivered it has been reset.

After a STOP→RUN transition the CPU switches to RUN without program.

### Boot procedure with valid data in the CPU

The CPU switches to RUN with the program stored in the battery buffered RAM.

### Boot procedure with empty battery

The accumulator/battery is automatically loaded via the integrated power supply and guarantees a buffer for max. 30 days. If this time is exceeded, the battery may be totally discharged. This means that the battery buffered RAM is deleted.

In this state, the CPU executes an overall reset. If a MMC is plugged, program code and data blocks are transferred from the MMC into the work memory of the CPU.

If no MMC is plugged, the CPU transfers permanent stored "protected" blocks into the work memory if available.

Information about storing protected blocks in the CPU is to find in this chapter at "Extended Know-how protection".

Depending on the position of the RUN/STOP lever, the CPU switches to RUN res. remains in STOP.

This event is stored in the diagnostic buffer as: "Start overall reset automatically (unbuffered PowerON)".

### **Addressing**

#### Overview

To provide specific addressing of the installed peripheral modules, certain addresses must be allocated in the CPU.

At the start-up of the CPU, this assigns automatically peripheral addresses for digital in-/output modules starting with 0 and ascending depending on the slot location.

If no hardware project engineering is available, the CPU stores at the addressing analog modules to even addresses starting with 256.


### Addressing Backplane bus I/O devices

The CPU 314SE/DPS provides an I/O area (address 0 ... 2048) and a process image of the in- and outputs (each address 0 ... 127).

The process image stores the signal states of the lower address (0 ... 127) additionally in a separate memory area.

The process image this divided into two parts:

- process image to the inputs (PII)
- process image to the outputs (PIQ)



The process image is updated automatically when a cycle has been completed.

# Max. number of pluggable modules

With the CPU 314SE/DPS you may control up to 32 modules in one row.

In the hardware configurator from Siemens you may configure up to a maximum of 8 modules per row. For the project engineering of more than 8 modules you may use virtual line interface connections. For this you set in the hardware configurator the module IM 360 from the hardware catalog to slot 3 of your 1. profile rail. Now you may extend your system with up to 3 profile rails by starting each with a IM 361 from Siemens at slot 3.

### Define addresses by hardware configuration

You may access the modules with read res. write accesses to the peripheral bytes or the process image.

To define addresses a hardware configuration may be used. For this, click on the properties of the according module and set the wanted address.

### Automatic addressing


If you do not like to use a hardware configuration, an automatic addressing comes into force.

At the automatic address allocation DIOs occupy depending on the slot location always 4byte and AIOs, FMs, CPs always 16byte at the bus.

Depending on the slot location the start address from where on the according module is stored in the address range is calculated with the following formulas:


DIOs: Start address =  $4 \cdot (\text{slot -1})$ 

AIOs, FMs, CPs: Start address =  $16 \cdot (\text{slot -1}) + 256$ 



Example for automatic address allocation

The following sample shows the functionality of the automatic address allocation:



### Initialization Ethernet PG/OP channel

#### Overview

The CPU 314SE/DPS has an integrated Ethernet PG/OP channel. This channel allows you to program and remote control your CPU with up to 4 connections.

The PG/OP channel also gives you access to the internal web page that contains information about firmware version, connected I/O devices, current cycle times etc.

For online access to the CPU via Ethernet PG/OP channel valid IP address parameters have to be assigned to this by means of the Siemens SIMATIC manager. This is called "initialization".

### Possibilities for Initialization

There are the following possibilities for assignment of IP address parameters (initialization):

- PLC functions with Assign Ethernet address
- Hardware project engineering with CP (Minimal project)

### Requirements


For the hardware configuration the following software is necessary:

- SIMATIC Manager from Siemens V. 5.1 or higher
- SIMATIC NET

### Initialization via PLC functions


The initialization takes place after the following proceeding:

 Determine the current Ethernet (MAC) address of your Ethernet PG/OP channel. This always may be found as 1. address under the front flap of the CPU on a sticker on the left side.




Ethernet address Ethernet PG/OP

- Establish a network connection between Ethernet PG/OP channel of the CPU and PC.
- Start the Siemens SIMATIC manager at the PC
- Set via **Options** > Set PG/PC Interface the Access Path to "TCP/IP -> Network card .... Protocol RFC 1006".
- Open with **PLC** > Assign Ethernet Address the dialog window for "initialization" of a station.



 Use the [Browse] button to determine the CPU components via MAC address.

As long as the Ethernet PG/OP channel was not initialized yet, this owns the IP address 0.0.0.0 and the station name "Onboard PG/OP".



- Choose the determined module and click to [OK].
- Set the IP configuration by entering IP address, subnet mask and net transition. In addition an IP address may be received from a DHCP server. For this depending upon the selected option the MAC address, device name or the Client ID, which may be entered here, is to be conveyed to the DHCP server. The Client-ID is a character sequence from maximally 63 characters.
  - Here the following indications may be used: Dash "-", 0-9, A-z, A-Z
- Confirm your settings by button [Assign Address]


Direct after the assignment the Ethernet PG/OP channel may be reached by the Siemens SIMATIC manager by means of these IP address parameters and the *Access Path* "TCP/IP -> Network card .... Protocol RFC 1006".

### Initialization via minimal project

- Establish a network connection between Ethernet PG/OP channel of the CPU and PC.
- Start the SIMATIC Manager from Siemens and create a new project.
- Add a new System 300 station via Insert > Station > SIMATIC 300-Station.
- Activate the station "SIMATIC 300" and open the hardware configurator by clicking on "Hardware".
- Engineer a rack (SIMATIC 300 \ Rack-300 \ Profile rail)

For the SPEED7-CPUs are configured as CPU 315-2DP, choose the CPU 315-2DP with the order no. 6ES7 315-2AG10-0AB0 V2.6 from the hardware catalog. You'll find this at SIMATIC 300 \ CPU 300 \ CPU 315-2DP. If necessary you have to update the hardware catalog with **Options** > *Update Catalog*.

 Include for the Ethernet PG/OP channel the CP 343-1EX11 at slot 4 (SIMATIC 300 \ CP 300 \ Industrial Ethernet \ CP 343-1).



- Type the wanted IP address and subnet mask into the dialog window of "Properties" of the CP 343-1 and connect the CP with "Ethernet".
- Save and compile your project.
- Transfer your project via MPI or MMC into your CPU. More information about transfer methods may be found in the chapter "Project transfer".

Direct after the assignment the Ethernet PG/OP channel may be reached by the Siemens SIMATIC manager by means of these IP address parameters and the *Access Path* "TCP/IP -> Network card .... Protocol RFC 1006".

### Access to the internal Web page

### Access to the web page

The Ethernet PG/OP channel provides a web page that you may access via an Internet browser by its IP address. The web page contains information about firmware versions, current cycle times etc.

The current content of the web page is stored on MMC by means of the MMC-Cmd WEBPAGE. More information may be found at "MMC-Cmd - Auto commands".

### Requirements

A PG/OP channel connection should be established between PC with Internet browser and CPU 314SE/DPS. This may be tested by *Ping* to the IP address of the PG/OP channel.

### Web page



The access takes place via the IP address of the Ethernet PG/OP channel. The web page only serves for information output. The monitored values are not alterable.

#### CPU WITH ETHERNET PG/OP

Slot 100

### VIPA 314-2BG03 V.... Px000093.pkg, SERIALNUMBER 000638

SUPPORTDATA :

PRODUCT V2060, HARDWARE V0111, 5679B-V11, Hx000049.100, Bx000152 V5060, Ax000055 V1090, Ax000056 V0200, FlashFileSystem:V102 Memorysizes(Bytes):LoadMem:524288, WorkMemCode:65536, WorkMemData:65536

OnBoardEthernet : MacAddress : 0020d590001a,
IP-Address : , SubnetMask : , Gateway :

Cpu state : Stop

Function RS485 X2/COM1:MPI Function RS485 X3/COM2:DPS

Cycletime [microseconds] : min=0 cur=0 ave=0
max=0

MCC-Trial-Time: 70:23

ArmLoad[percent]:cur=11, max=11

#### Standard Bus

BaudRate Read Model, BaudRate Write Mode 1

Order no., firmware vers., package, serial no.
Information for support

Information about memory configuration, load memory, work memory (code/data) Ethernet PG/OP: Addresses

CPU state
Operating mode RS485
(MPI: MPI operation, DPS: DP slave, off: de-activated)
CPU cycle time:
min= minimal
cur= current
max= maximal
Remaining time in hh:mm for deactivation of the expansion memory if MCC is removed.
Information for support

Information for support

### **Project engineering**

#### Overview

The project engineering of the CPU 314SE/DPS takes place at the Siemens hardware configurator and is divided into the following parts:

- Project engineering CPU 314SE/DPS as CPU 315-2DP from Siemens (315-2AG10-0AB00 V2.6) and if needed Profibus DP slave.
- Project engineering of the plugged modules at the bus.
- Project engineering Ethernet PG/OP channel as CP 343-1 (343-1EX11).

### Requirements

The hardware configurator is a part of the Siemens SIMATIC Manager. It serves the project engineering. The modules that may be configured here are listed in the hardware catalog. If necessary you have to update the hardware catalog with **Options** > *Update Catalog*.

For the project engineering a thorough knowledge of the Siemens SIMATIC Manager and the hardware configurator from Siemens are required and assumed!

#### **Fast introduction**

To be compatible with the Siemens SIMATIC manager the following steps should be executed:

Slot	Module	
1		
2	CPU 315-2DP	
X2	DP	
3		
Modules at the bus		
	343-1EX11 (Ethernet-PG/OP)	

- Start the Siemens hardware configurator.
- Configure the Siemens CPU 315-2AG10 (6ES7 315-2AG10-0AB0/V2.6).
- Place the System 300 modules in the plugged sequence starting with slot 4.
- Configure a Siemens CP 343-1 (343-1EX11) for the internal Ethernet PG/OP channel below the really plugged System 300 modules.
- Configure the integrated Profibus DP slave by means of the Profibus part of the Siemens CPU 315-2AG10 switched to "Slave" operation mode. More may be found at chapter "Deployment Profibus communication".

These steps are described in the following.


# Steps of the project engineering

The project engineering is separated into 3 parts:

- Project engineering of the CPU
- Project engineering of the plugged modules
- Project engineering of the PG/OP channel

### Configuring as CPU 315-2DP

- Start the hardware configurator from Siemens with a new project and insert a profile rail from the hardware catalog.
- Place the following Siemens CPU at slot 2:
   CPU 315-2AG10 (315-2AG10-0AB00 V2.6).
- Configure the DP slave of your SPEED7-CPU via the internal DP master of the CPU 315-2AG10. More may be found at chapter "Deployment Profibus communication".




Slot	Module
1	
2	CPU 315-2DP
X2	DP
3	
4	
5	

# Configuring of the modules at the bus

The modules at the bus are configured with the following approach:


- Include your System 300 modules at the bus in the plugged sequence starting with slot 4.
- Parameterize the CPU res. the modules where appropriate. The parameter window opens by a double click on the according module.



Slot	Module
1	
2 X2 3	CPU 315-2DP
X2	DP
4	DI
5	DO
6	DIO
7	Al
8	AO
9	
10	
11	

01.1

Project engineering of Ethernet PG/OP channel as 343-1EX11 Below the System 300 modules configure for the internal Ethernet PG/OP channel a Siemens CP 343-1 (343-1EX11). This may be found at the hardware catalog at SIMATIC 300 \ CP 300 \ Industrial Ethernet \ CP 343-1 \ 6GK7 343-1EX11-0XE0.



Set IP parameters

Open the property window via double-click on the CP 343-1EX11. Enter "General" and click at [Properties]. Type in the *IP address*, *subnet mask* and *gateway* for the CP and select the wanted *subnet*.


### **Setting CPU parameters**

Parameterization via Siemens CPU 315-2AG10

Since the CPU 314-2BG03 of VIPA is to be configured as Siemens CPU 315-2DP (CPU 315-2AG10 V2.6) in the Siemens hardware configurator, the parameters of the VIPA CPU may be set with "Object properties" during hardware configuration.

Via a double-click on the CPU 315-2DP the parameter window of the CPU may be accessed.

Using the registers you get access to all parameters of the CPU.



### Supported parameters

The CPU does not evaluate all parameters that may be set at the hardware configuration.

The following parameters are supported at this time:

#### General

Short description Since the VIPA CPU 314-2BG03 is configured as CPU 315-2AG10 from

Siemens, here the short description CPU 315-2DP stands.

Order No. / Firmware

Order number and firmware are identical to the details in the "Hardware

catalog" window.

Name The *Name* field provides a short description of the module, which you can

change to meet your requirements. If you change the description, the new

description appears in the SIMATIC Manager.

Interface Here the address of the MPI interface stands.

Properties Click the "Properties" button to change the properties of the MPI interface.

Comment In this field information about the module may be entered.

### Startup

Startup when expected/actual configuration differ

If the checkbox for "Startup when expected/actual configuration differ" is deselected and at least one module is not located at its configured slot or if another type of module is inserted there instead, then the CPU switches to STOP mode.

If the checkbox for "Startup when expected/actual configuration differ" is *selected*, then the CPU starts even if there are modules are not located in their configured slots of if another type of module is inserted there instead, such as during an initial system start-up.

Monitoring Time for Ready message by modules [100ms] This operation specifies the maximum time for the ready message of all configured modules after PowerON. If the modules do not send a ready message to the CPU by the time the monitoring time has expired, the actual configuration becomes unequal to the preset configuration.

Monitoring Time for Transfer of parameters to modules [100ms] The maximum time for the transfer of parameters to parameterizable modules. If not all of the modules have been assigned parameters by the time this monitoring time has expired, the actual configuration becomes unequal to the preset configuration.

### Cycle/Clock memory

### Scan Cycle Monitoring Time

Here the scan cycle monitoring time in milliseconds may be set. If the scan cycle time exceeds the scan cycle monitoring time, the CPU enters the STOP mode. Possible reasons for exceeding the time are:

- Communication processes
- · a series of interrupt events
- an error in the CPU program

# Scan Cycle Load from Communication

Using this parameter you can control the duration of communication processes, which always extend the scan cycle time so it does not exceed a specified length.

If there are no additional asynchronous events, the scan cycle time of OB1 is increased by following factor:

### 100

100 - cycle load from communication %

If the cycle load from communication is set to 50%, the scan cycle time of OB 1 can be doubled. At the same time, the scan cycle time of OB 1 is still being influenced by asynchronous events (e.g. process interrupts) as well.

### OB85-Call up at I/O Access Error

The preset reaction of the CPU may be changed to an I/O access error that occurs during the update of the process image by the system.

The CPU 314SE/DPS is preset such that OB 85 is not called if an I/O access error occurs and no entry is made in the diagnostic buffer either.

### **Clock Memory**

Activate the check box if you want to use clock memory and enter the number of the memory byte.



#### Note!

The selected memory byte cannot be used for temporary data storage.

### **Retentive Memory**

### Number of Memory Bytes from MB0

Enter the number of retentive memory bytes from memory byte 0 onwards.

### Number of S7 Timers from T0

Enter the number of retentive S7 timers from T0 onwards. Each S7 timer occupies 2 bytes.

### Number of S7 Counters from C0

Enter the number of retentive S7 counter from C0 onwards.

### Interrupts

Hardware Interrupts 
Currently, the default priority may not be modified.

Time-of-Day interrupts

Priority The priority may not be modified.

Active Activate the check box of the time-of-day interrupt OBs if these are to be

automatically started on complete restart.

Execution Select how often the interrupts are to be triggered. Intervals ranging from

every minute to yearly are available. The intervals apply to the settings

made for start date and time.

Start date / Time Enter date and time of the first execution of the time-of-day interrupt.

Process image partition

Is not supported.

### Cyclic interrupts

Priority The preset priority may not be modified.

Execution Enter the time intervals in ms, in which the watchdog interrupt OBs should

be processed. The start time for the clock is when the operating mode

switch is moved from STOP to RUN.

Phase Offset Not adjustable.

Process image partition

Is not supported.

### **Protection**

Level of protection

Here 1 of 3 protection levels may be set to protect the CPU from unauthorized access.

Protection level 1 (default setting):

• No password adjustable, no restrictions

Protection level 2 with password:

Authorized users: read and write access

Unauthorized user: read access only

Protection level 3:

Authorized users: read and write access


Unauthorized user: no read and write access

### **Setting module parameters**

### **Approach**

By using the SIMATIC Manager from Siemens you may set parameters for configurable System 300 modules at any time.

For this, double-click during the project engineering at the slot overview on the module you want to parameterize In the appearing dialog window you may set the wanted parameters.



### Parameterization during runtime

By using the SFCs 55, 56 and 57 you may alter and transfer parameters for wanted modules during runtime.

For this you have to store the module specific parameters in so called "record sets".

More detailed information about the structure of the record sets is to find in the according module description.

### **Project transfer**

#### Overview

There are the following possibilities for project transfer into the CPU:

- Transfer via MPI
- Transfer via MMC
- Transfer via Ethernet

#### Transfer via MPI

For transfer via MPI the CPU 314-2BG03 has a MPI interface. This supports maximally 32 PG/OP channels. For the connection to your PC, a MPI programming cable is to be used. The MPI programming cables are available at VIPA in different variants. The deployment of the cables is identical. The cables provide a bus enabled RS485 plug for the MPI jack of the CPU and a RS232 res. USB plug for the PC.

Due to the RS485 connection you may plug the MPI programming cables directly to an already plugged MPI plug on the MPI jack. Every bus participant identifies itself at the bus with an unique MPI address, in the course of which the address 0 is reserved for programming devices.

#### Net structure


The structure of a MPI net is in the principal identical with the structure of a Profibus net. This means the same rules are valid and you use the same components for the build-up. The single participants are connected with each other via bus connectors and Profibus cables. Please consider with the CPU 314-2BG03 that the total extension of the MPI net does not exceed 50m.

Per default the MPI net runs with 187.5kbaud. VIPA CPUs are delivered with MPI address 2.

#### Terminating resistor

A cable has to be terminated with its surge impedance. For this you switch on the terminating resistor at the first and the last participant of a network or a segment.

Please make sure that the participants with the activated terminating resistors are always provided with voltage during start-up and operation.



### Approach transfer via MPI interface

- Connect your PC to the MPI jack of your CPU via a MPI programming cable.
- Load your project in the SIMATIC Manager from Siemens.
- Choose in the menu **Options** > Set PG/PC interface.
- Select in the according list the "PC Adapter (MPI)"; if appropriate you have to add it first, then click on [Properties].
- Set in the register *MPI* the transfer parameters of your MPI net and type a valid *address*.
- Switch to the register Local connection.
- Set the COM port of the PCs and the transfer rate 38400Baud for the MPI programming cable from VIPA.
- Via PLC > Load to module you may transfer your project via MPI to the CPU and save it on a MMC via PLC > Copy RAM to ROM if one is plugged.

### Transfer via MMC

The MMC (**Memory C**ard) serves as external transfer and storage medium for programs and firmware. It has the PC compatible FAT16 file system.

There may be stored several projects and sub-directories on a MMC storage module. Please regard that your current project respectively the file with the reserved file name is stored in the root directory.

With an overall reset, PowerON or CPU-STOP the MMC is automatically read. By presetting a reserved file name the functionality of the CPU may be influenced.

### Reserved file names

File name	Description
S7PROG.WLD	Project file - is read after overall reset respectively may be written by CPU by an order.
AUTOLOAD.WLD	Project file - is read after PowerON.
PROTECT.WLD	Protected project file (see "Extended know-how protection").
VIPA_CMD.MMC	Command file - once executed at CPU-STOP up to the next PowerON. (see "MMC-Cmd - Auto command").
*.pkg	Firmware file - is recognized after PowerON and may be installed by means of an update request (see "Firmware update").

### Transfer MMC → CPU

The transfer of the application program from the MMC into the CPU takes place depending on the file name after overall reset or PowerON. The blinking of the LED "MCC" of the CPU marks the active transfer.

A transfer from CPU to MMC only happens if the size of the user memory exceeds the size of the user program. Else compression is necessary.

### Transfer CPU → MMC

When the MMC has been installed, the write command stores the content of the battery buffered RAM as **S7PROG.WLD** at the MMC. The write command is controlled by means of the Siemens hardware configurator via **PLC** > *Copy RAM to ROM*. During the write process the "MCC"-LED of the CPU is blinking. When the LED expires the write process is finished.

### Transfer control

After a write process on the MMC, an according ID event is written into the diagnostic buffer of the CPU. To monitor the diagnosis entries, you select **PLC** > *Module Information* in the Siemens SIMATIC Manager. Via the register "Diagnostic Buffer" you reach the diagnosis window.

When writing on the MMC, the following events may occur:

Event-ID	Meaning
0xE100	MMC access error
0xE101	MMC error file system
0xE102	MMC error FAT
0xE200	MMC writing finished successful

### Transfer via Ethernet

For transfer via Ethernet the CPU has an Ethernet PG/OP channel. The Ethernet PG/OP channel supports maximally 4 PG/OP connections.

#### Initialization

So that you may access the Ethernet PG/OP channel you have to assign IP address parameters by means of the "initialization".

### Determine Ethernet address

During initialization the Ethernet (MAC) address of the Ethernet PG/OP channel is to be assigned. This may be found beneath the front flap of the CPU on the left side on a sticker. The address begins with "EA: ...".

### Proceeding

- Establish a network connection between the Ethernet PG/OP channel and your PC.
- Set at Siemens SIMATIC manager via **Options** > Set PG/PC Interface the access path to "TCP/IP -> Network card .... Protocol RFC 1006".
- Open with **PLC** > *Edit Ethernet Node* the dialog window for "initialization" of a station.
- Determine the station via MAC address and assign it to IP address parameters. As long as the Ethernet PG/OP channel was not initialized vet, this owns the IP address 0.0.0.0.

Directly after allocation the Ethernet PG/OP channel of the CPU may be accessed with the Siemens SIMATIC manager by the assigned IP address parameters. More information concerning this may be found at "Initialization Ethernet PG/OP channel".

#### **Transfer**

- For transfer open your project in the Siemens SIMATIC manager.
- If not already happen, set at Siemens SIMATIC manager via **Options** > Set PG/PC Interface the access path to "TCP/IP -> Network card .... Protocol RFC 1006".
- Click to PLC > Download → the dialog "Select target module" is opened. Select your target module and enter the IP address parameters of the Ethernet PG/OP channel for connection. Provided that no new hardware configuration is transferred to the CPU, the entered Ethernet connection is permanently stored in the project as transfer channel.
- With [OK] the transfer is started. System dependent you get a message that the projected system differs from target system. This message may be accepted by [OK] → your project is transferred and may be executed in the CPU after transfer.

### **Operating modes**

#### Overview

The CPU can be in one of 4 operating modes:

- Operating mode STOP
- Operating mode START-UP
- · Operating mode RUN
- · Operating mode HOLD

Certain conditions in the operating modes START-UP and RUN require a specific reaction from the system program. In this case the application interface is often provided by a call to an organization block that was included specifically for this event.

### Operating mode STOP

- The application program is not processed.
- If there has been a processing before, the values of counters, timers, flags and the process image are retained during the transition to the STOP mode.
- Outputs are inhibited, i.e. all digital outputs are disabled.
- RUN-LED off
- STOP-LED on

### Operating mode START-UP

- During the transition from STOP to RUN a call is issued to the start-up organization block OB 100. The length of this OB is not limited. The processing time for this OB is not monitored. The START-UP OB may issue calls to other blocks.
- All digital outputs are disabled during the START-UP, i.e. outputs are inhibited.
- RUN-LED blinks
- STOP-LED off

When the CPU has completed the START-UP OB, it assumes the operating mode RUN.

### Operating mode RUN

- The application program in OB 1 is processed in a cycle. Under the control of alarms other program sections can be included in the cycle.
- All timers and counters being started by the program are active and the process image is updated with every cycle.
- The BASP-signal (outputs inhibited) is deactivated, i.e. all digital outputs are enabled.
- RUN-LED on
- STOP-LED off

### Operating mode HOLD

The CPU gives you the opportunity to define up to 4 breakpoints for program diagnosis. Setting and deletion of breakpoints happens in your programming environment. As soon as a breakpoint is reached, you may process your program step by step and in- and outputs can be activated.

#### Precondition

For the usage of breakpoints, the following preconditions have to be fulfilled:

- Testing in single step mode is only possible with STL. If necessary switch the view via **View** > *STL* to STL.
- The block must be opened online and must not be protected.
- The open block must not be altered in the editor.

# Approach for working with breakpoints

- Activate **View** > Breakpoint Bar.
- Set the cursor to the command line where you want to insert a breakpoint.
- Set the breakpoint with **Debug** > Set Breakpoint. The according command line is marked with a circle.
- To activate the breakpoint click on **Debug** > *Breakpoints Active*. The circle is changed to a filled circle.
- Bring your CPU into RUN. When the program reaches the breakpoint, your CPU switches to the state HOLD, the breakpoint is marked with an arrow and the register contents are monitored.
- Now you may execute the program code step by step via **Debug** >
   Execute Next Statement or run the program until the next breakpoint via
   **Debug** > Resume.
- Delete (all) breakpoints with the option **Debug** > *Delete All Breakpoints*.

# Behavior in operating state HOLD

- The LED RUN blinks and the LED STOP is on.
- The execution of the code is stopped. No level is further executed.
- All times are frozen.
- The real-time clock runs on.
- The outputs are closed, but may be released for test purposes.
- Passive CP communication is possible.



#### Note!

The usage of breakpoints is always possible. Switching to the operating mode test operation is not necessary.

With more than 3 breakpoints, a single step execution is not possible.

### Function security

The CPUs include security mechanisms like a Watchdog (100ms) and a parameterizable cycle time surveillance (parameterizable min. 1ms) that stop res. execute a RESET at the CPU in case of an error and set it into a defined STOP state.

The VIPA CPUs are developed function secure and have the following system properties:

Event	concerns	Effect
RUN → STOP	general	BASP ( <b>B</b> efehls- <b>A</b> usgabe- <b>Sp</b> erre, i.e. command output lock) is set.
	central digital outputs	The outputs are set to 0V.
	central analog outputs	The voltage supply for the output channels is switched off.
	decentral outputs	The outputs are set to 0V.
	decentral inputs	The inputs are read constantly from the slave and the recent values are put at disposal.
STOP → RUN res. PowerON	general	First the PII is deleted, then OB 100 is called. After the execution of the OB, the BASP is reset and the cycle starts with: Delete PIO $\rightarrow$ Read PII $\rightarrow$ OB 1.
	central analog outputs	The behavior of the outputs at restart can be preset.
	decentral inputs	The inputs are read constantly from the slave and the recent values are put at disposal.
RUN	general	The program execution happens cyclically and can therefore be foreseen: Read PII $\rightarrow$ OB 1 $\rightarrow$ Write PIO.

PII = Process image inputs

PIO = Process image outputs

### **Overall reset**

#### Overview

During the overall reset the entire user memory (RAM) is erased. Data located in the memory card is not affected.

You have 2 options to initiate an overall reset:

- initiate the overall reset by means of the function selector switch
- initiate the overall reset by means of the Siemens SIMATIC Manager



#### Note!

You should always issue an overall reset to your CPU before loading an application program into your CPU to ensure that all blocks have been cleared from the CPU.

# Overall reset by means of the function selector


### **Condition**

The operating mode of the CPU is STOP. Place the function selector on the CPU in position "STOP"  $\rightarrow$  the STOP-LED is on.

#### Overall reset

- Place the function selector in the position MRES and hold it in this position for app. 3 seconds. → The STOP-LED changes from blinking to permanently on.
- Place the function selector in the position STOP and switch it to MRES and quickly back to STOP within a period of less than 3 seconds.
   → The STOP-LED blinks (overall reset procedure).
- $\bullet$  The overall reset has been completed when the STOP-LED is on permanently.  $\to$  The STOP-LED is on.

The following figure illustrates the above procedure:



### **Automatic reload**

At this point the CPU attempts to reload the parameters and the program from the memory card.  $\rightarrow$  The MCC-LED blinks.

When the reload has been completed the LED expires. The operating mode of the CPU will be STOP or RUN, depending on the position of the function selector.

# Overall reset by means of the Siemens SIMATIC Manager

#### Condition

The operating mode of the CPU must be STOP.

You may place the CPU in STOP mode by the menu command **PLC** > Operating mode.

### Overall reset

You may request the overall reset by means of the menu command **PLC** > Clean/Reset.

In the dialog window you may place your CPU in STOP mode and start the overall reset if this has not been done as yet.

The STOP-LED blinks during the overall reset procedure.

When the STOP-LED is on permanently the overall reset procedure has been completed.

#### **Automatic reload**

At this point the CPU attempts to reload the parameters and the program from the memory card.  $\rightarrow$  The MCC-LED blinks.

When the reload has been completed, the LED expires. The operating mode of the CPU will be STOP or RUN, depending on the position of the function selector.

### Set back to factory setting

The following approach deletes the internal RAM of the CPU completely and sets it back to the delivery state.

Please regard that the MPI address is also set back to default 2!

- Push down the reset lever for app. 30 seconds. The ST-LED blinks.
   After a few seconds the LED turns to static light. Count the number of static light phases because now the LED switches between static light and blinking.
- After the 6. static light you release the reset lever and push it down again shortly. Now the green RUN-LED is on once. This means that the RAM is totally deleted.
- Turn the power supply off and on again.

More information may be found at the part "Factory reset" further below.

### Firmware update

#### Overview

There is the possibility to execute a firmware update of the CPU and its components via MMC. For this an accordingly prepared MMC must be in the CPU during the startup.

So a firmware files can be recognized and assigned with startup, a pkg file name is reserved for each updateable component an hardware release, which begins with "px" and differs in a number with six digits.

The pkg file name of every updateable component may be found at a label right down the front flap of the module.

As soon as with startup a pkg file is on the MMC and the firmware is more current than in the components, the entire pkg file assigned components within the CPU get the new firmware.



Firmware package and version CPU 314SE/DPS

### Latest firmware at ftp.vipa.de

The latest firmware versions may be found in the "service" area of www.vipa.de.

For example the following files are necessary for the firmware update of the CPU 314-2BG03 with hardware release 1:

• 314-2BG03, Hardware release 1:

Px000093\_V ... .zip



### Attention!

When installing a new firmware you have to be extremely careful. Under certain circumstances you may destroy the CPU, for example if the voltage supply is interrupted during transfer or if the firmware file is defective.

In this case, please call the VIPA-Hotline!

Please regard that the version of the update firmware has to be different from the existing firmware otherwise no update is executed.

Display the Firmware version of the SPEED7 system via web page The CPU has an integrated web page that monitors information about firmware version of the SPEED7 components. The Ethernet PG/OP channel provides the access to this web page.

To activate the PG/OP channel you have to enter according IP parameters. This can be made in Siemens SIMATIC manager either by a hardware configuration, loaded by MMC respectively MPI or via Ethernet by means of

After that you may access the PG/OP channel with a web browser via the IP address of the project engineering. More detailed information is to find in the manual at "Initialization Ethernet PG/OP channel".

### Load firmware and transfer it to MMC

- Go to www.vipa.de.
- Click on Service > Download > Firmware Updates.

the MAC address with PLC > Assign Ethernet Address.

- Click on "Firmware for System 300S"
- Choose the CPU and download the firmware Px.....zip to your PC.
- Extract the zip-file and copy the extracted file to your MMC.
- Following this approach, transfer all wanted firmware files to your MMC.

### Preconditions for ftp access

For the display of ftp sites in your web browser you may have to execute the following adjustments:

Internet Explorer

ftp access only with version 5.5 or higher

**Options** > *Internet options*, Register "Advanced" in the area "Browsing":

- activate: "Enable folder view for ftp sites"
- activate: "Use passive ftp ..."

### Netscape

ftp- access only with version 6.0 or higher

No further adjustments are required

If you still have problems with the ftp access, please ask your system operator.




#### Attention!

With a firmware update an overall reset is automatically executed. If your program is only available in the load memory of the CPU it is deleted! Save your program before executing a firmware update! After the firmware update you should execute a "Set back to factory settings" (see following page).

# Transfer firmware from MMC into CPU

- Get the RUN-STOP lever of your CPU in position STOP. Turn off the voltage supply. Plug the MMC with the firmware files into the CPU. Please take care of the correct plug-in direction of the MMC. Turn on the voltage supply.
- After a short boot-up time, the alternate blinking of the LEDs SF and FRCE shows that at least a more current firmware file was found on the MMC.
- 3. You start the transfer of the firmware as soon as you tip the RUN/STOP lever downwards to MRES within 10s.
- 4. During the update process, the LEDs SF and FRCE are alternately blinking and MMC LED is on. This may last several minutes.
- 5. The update is successful finished when the LEDs PWR, STOP, SF, FRCE and MCC are on. If they are blinking fast, an error occurred.
- 6. Turn Power OFF and ON. Now the CPU checks, whether further current firmware versions are available at the MMC. If so, again the LEDs SF and FRCE flash after a short start-up period. Continue with point 3.
- 7. If the LEDs do not flash, the firmware update is ready.
- 8. Now a *factory reset* should be executed (see next page). After that the CPU is ready for duty.



### **Factory reset**


### **Proceeding**

With the following proceeding the internal RAM of the CPU is completely deleted and the CPU is reset to delivery state. Please note that here also the IP address of the Ethernet PG/OP channel is set to 0.0.0.0 and the MPI address is reset to the address 2!

A factory reset may also be executed by the MMC-Cmd FACTORY\_RESET. More information may be found at "MMC-Cmd - Auto commands".

- 1. Switch the CPU to STOP.
- Push the operating switch down to position MRES for 30s. Here the STOP-LED flashes. After a few seconds the stop LED changes to static light. Now the STOP LED changes between static light and flashing. Starting here count the static light states.
- 3. After the 6. static light release the operating mode switch and tip it downwards to MRES within 1s.
- 4. For the confirmation of the resetting procedure the green run LED gets ON within 0.5s. If not the factory reset has failed and only an overall reset was executed. In this case you can repeat the procedure. A factory reset can only be executed if the stop LED has static light for exactly 6 times.
- 5. After factory reset switch the power supply off and on.

The proceeding is shown in the following Illustration:





### Note!

After the firmware update you always should execute a Factory reset.

### **Memory extension with MCC**

project.

#### Overview




There is the possibility to extend the work memory of the CPU.

For this, a MCC memory extension card is available from VIPA. The MCC is a specially prepared MMC (**M**ultimedia **C**ard). By plugging the MCC into the MCC slot and then an overall reset the according memory expansion is released. There may only one memory expansion be activated at the time. On the MCC there is the file *memory.key*. This file may not be altered or deleted. You may use the MCC also as "normal" MMC for storing your

### **Approach**

To extend the memory, plug the MCC into the card slot at the CPU labeled with "MCC" and execute an overall reset.



If the memory expansion on the MCC exceeds the maximum extendable memory range of the CPU, the maximum possible memory of the CPU is automatically used.

You may determine the recent memory extension via the integrated web page or with the Siemens SIMATIC Manager at *Module Information* - "Memory".



#### Attention!

Please regard that the MCC must remain plugged when you've executed the memory expansion at the CPU. Otherwise the CPU switches to STOP after 72 hours. The MCC <u>cannot</u> be exchanged with a MCC of the same memory configuration.

### **Behavior**

When the MCC memory configuration has been taken over you may find the diagnosis entry 0xE400 in the diagnostic buffer of the CPU.

After pulling the MCC the entry 0xE401 appears in the diagnostic buffer, the SF-LED is on and after 72 hours the CPU switches to STOP. A reboot is only possible after plugging-in the MCC again or after an overall reset.

The remaining time after pulling the MCC is always been shown with the parameter *MCC-Trial-Time* on the web page.

After re-plugging the MCC, the SF-LED extinguishes and 0xE400 is entered into the diagnostic buffer.

You may reset the memory configuration of your CPU to the initial status at any time by executing an overall reset without MCC.

### **Extended know-how protection**

### Overview Besides the "standard" Know-how protection the SPEED7-CPUs from VIPA

provide an "extended" know-how protection that serves a secure block

protection for accesses of 3. persons.

Standard protection The standard protection from Siemens transfers also protected blocks to

the PG but their content is not displayed. But with according manipulation


the Know-how protection is not guaranteed.

Extended protection The "extended" know-how protection developed by VIPA offers the opportunity to store blocks permanently in the CPU.

At the "extended" protection you transfer the protected blocks into a WLD-file named protect.wld. By plugging the MMC and following overall reset, the blocks in the protect.wld are permanently stored in the CPU.

You may protect OBs, FBs and FCs.

When back-reading the protected blocks into the PG, exclusively the block header are loaded. The source remains in the CPU and is thus protected for accesses of 3. persons.




### Protect blocks with protect.wld

Create a new wld-file in your project engineering tool with **File** > *Memory Card file* > *New* and rename it to "protect.wld".

Transfer the according blocks into the file by dragging them with the mouse from the project to the file window of protect.wld.

# Transfer protect.wld to CPU with overall reset

Transfer the file protect.wld to a MMC storage module, plug the MMC into the CPU and execute an overall reset with the following approach:



The overall reset stores the blocks in protect.wld permanently in the CPU protected from accesses of 3. persons.

### Protection behavior

Protected blocks are overwritten by a new protect.wld.

Using a PG 3. persons may access protected blocks but only the block header is transferred to the PG. The block code that is to be protected remains in the CPU and cannot be read.

## Change respectively delete protected blocks

Protected blocks in the RAM of the CPU may be substituted at any time by blocks with the same name. This change remains up to next overall reset. Protected blocks may permanently be overwritten only if these are deleted at the protect.wld before.

By transferring an empty protect.wld from the MMC you may delete all protected blocks in the CPU.

### Usage of protected blocks

Due to the fact that reading of a "protected" block from the CPU monitors no symbol labels it is convenient to provide the "block covers" for the end user.

For this, create a project out of all protected blocks. Delete all networks in the blocks so that these only contain the variable definitions in the according symbolism.

### **MMC-Cmd - Auto commands**

#### Overview

A command file at a MMC may be started automatically when the MMC is stuck and the CPU is in STOP. As soon as the MMC is stuck the command file is once executed at CPU STOP up to the next PowerON.

The command file is a text file, which consists of a command sequence to be stored as *vipa\_cmd.mmc* in the root directory of the MMC.

The file has to be started by *CMD\_START* as 1. command, followed by the desired commands (no other text) und must be finished by CMD\_END as last command.

Text after the last command *CMD\_END* e.g. comments is permissible, because this is ignored. As soon as the command file is recognized and executed each action is stored at the MMC in the log file logfile.txt. In addition for each executed command a diagnostics entry may be found in the diagnostics buffer.

#### **Commands**

In the following there is an overview of the commands. Please regard the command sequence is to be started with *CMD\_START* and ended with CMD\_END.

Command	Description	Diagnostics entry
CMD_START	In the first line CMD_START is to be located.	0xE801
	There is a diagnostic entry if CMD_START is missing	0xE8FE
WAIT1SECOND	Waits ca. 1 second.	0xE803
WEBPAGE	The current web page of the CPU is stored at the MMC as "webpage.htm".	0xE804
LOAD_PROJECT	The function "Overall reset and reload from MMC" is executed. The wld file located after the command is loaded else "s7prog.wld" is loaded.	0xE805
SAVE_PROJECT	The recent project (blocks and hardware configuration) is stored as "s7prog.wld" at the MMC. If the file just exists it is renamed to "s7prog.old".	0xE806
FACTORY_RESET	Executes "factory reset".	0xE807
DIAGBUF	The current diagnostics buffer of the CPU is stored as "diagbuff.txt" at the MMC.	0xE80B
SET_NETWORK	IP parameters for Ethernet PG/OP channel may be set by means of this command.  The IP parameters are to be given in the order IP address, subnet mask and gateway in the format xxx.xxx.xxx.xxx each separated by a comma.	0xE80E
	Enter the IP address if there is no gateway used.	
CMD_END	In the last line CMD_END is to be located.	0xE802

**Examples** The structure of a command file is shown in the following. The

corresponding diagnostics entry is put in parenthesizes.

#### Example 1

CMD\_START Marks the start of the command sequence (0xE801)

LOAD\_PROJECT proj.wld Execute an overall reset and load "proj.wld" (0xE805)

WAIT1SECOND Wait ca. 1s (0xE803)

**WEBPAGE** Store web page as "webpage.htm" (0xE804)

**DIAGBUF** Store diagnostics buffer of the CPU as "diagbuff.txt" (0xE80B)

CMD\_END Marks the end of the command sequence (0xE802)
... arbitrary text ... Text after the command CMD END is not evaluated.

#### Example 2

CMD\_START Marks the start of the command sequence (0xE801)

LOAD\_PROJECT proj2.wld Execute an overall reset and load "proj2.wld" (0xE805)

WAIT1SECOND Wait ca. 1s (0xE803)
WAIT1SECOND Wait ca. 1s (0xE803)

SET\_NETWORK 172.16.129.210,255.255.224.0,172.16.129.210 IP parameter

(0xE80E)

WAIT1SECOND Wait ca. 1s (0xE803)
WAIT1SECOND Wait ca. 1s (0xE803)

WEBPAGE Store web page as "webpage.htm" (0xE804)

**DIAGBUF** Store diagnostics buffer of the CPU as "diagbuff.txt" (0xE80B)

CMD\_END Marks the end of the command sequence (0xE802)
... arbitrary text ... Text after the command CMD END is not evaluated.



#### Note!

The parameters IP address, subnet mask and gateway may be received from the system administrator.

Enter the IP address if there is no gateway used.

### VIPA specific diagnostic entries

### Entries in the diagnostic buffer

You may read the diagnostic buffer of the CPU via the Siemens SIMATIC Manager. Besides of the standard entries in the diagnostic buffer, the VIPA CPUs support some additional specific entries in form of event-IDs.

The current content of the diagnostics buffer is stored on MMC by means of the MMC-Cmd DIAGBUF. More information may be found at "MMC-Cmd - Auto commands".




#### Note!

Every register of the module information is supported by the VIPA CPUs. More information may be found at the online help of the Siemens SIMATIC manager.

### Monitoring the diagnostic entries

To monitor the diagnostic entries you choose the option **PLC** > *Module Information* in the Siemens SIMATIC Manager. Via the register "Diagnostic Buffer" you reach the diagnostic window:



The diagnosis is independent from the operating mode of the CPU. You may store a max. of 100 diagnostic entries in the CPU.

The following page shows an overview of the VIPA specific Event-IDs.

# Overview of the Event-IDs

OxE003 Error at access to I/O devices Zinfo1: I/O address Zinfo2: Slot  OxE004 Multiple parameterization of a I/O address Zinfo1: I/O address Zinfo2: Slot  OxE005 Internal error - Please contact the VIPA-Hotline!  OxE006 Internal error - Please contact the VIPA-Hotline!  OxE007 Configured in-/output bytes do not fit into I/O area Internal error - Please contact the VIPA-Hotline!  OxE008 Internal error - Please contact the VIPA-Hotline!  OxE009 Error at access to standard back plane bus  OxE010 Not defined module group at backplane bus recognized Zinfo2: Slot Zinfo3: Type ID  OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration OxE012 Error at shift register access to standard bus digital modules  OxE013 Error at access to the master Zinfo2: Slot of the master (32≈page frame master)  OxE015 Error at access to the master Zinfo2: Slot of the master ransfer exceeded Zinfo1: I/O address Zinfo2: Slot  OxE016 Error at access to integrated slave OxE017 Error at access to integrated slave OxE018 Error at standard back plane bus system recognition OxE01A Error at standard back plane bus system recognition OxE01A Error at standard bus bus system recognition OxE01B Error at standard bus  OxE00B SPEED7 is not stoppable (probably undefined BCD value at timer) OxE0CC Communication error MPI / Serial OxE0CC Error at DPVI job management OxE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC error FAT OXE104 MMC error FAT OXE104 MMC error at saving	Event-ID	Description		
Zinfo2: Slot  Multiple parameterization of a I/O address Zinfo1: I/O address Zinfo2: Slot  OxE005 Internal error - Please contact the VIPA-Hotline!  OxE006 Internal error - Please contact the VIPA-Hotline!  OxE007 Configured in-/output bytes do not fit into I/O area  OxE008 Internal error - Please contact the VIPA-Hotline!  OxE009 Error at access to standard back plane bus  OxE010 Not defined module group at backplane bus recognized Zinfo2: Slot Zinfo3: Type I/D  OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration  OxE012 Error at parameterization  OxE013 Error at shift register access to standard bus digital modules  OxE014 Error at Check_Sys  OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master)  OxE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot OxE017 Error at access to integrated slave  OxE018 Error at mapping of the master I/O devices  OxE019 Error at recognition of the operating mode (8 / 9bit)  OxE01B Error - maximum number of plug-in modules exceeded  OxE030 Error of the standard bus  OxE000 Not enough space in work memory for storing code block (block size exceeded)  OxE0CC Communication error MP1 / Serial  OxE0CD Error at DPV1 job management  OxE0CE Error: Timeout at sending of the i-slave diagnostics  OXE101 MMC error file system  OXE102 MMC error FAT	0xE003	Error at access to I/O devices		
OxE004		Zinfo1: I/O address		
Zinfo1: I/O address Zinfo2: Slot  0xE005		Zinfo2: Slot		
Zinfo2: Slot	0xE004	Multiple parameterization of a I/O address		
0xE005         Internal error - Please contact the VIPA-Hotline!           0xE006         Internal error - Please contact the VIPA-Hotline!           0xE007         Configured in-/output bytes do not fit into I/O area           0xE008         Internal error - Please contact the VIPA-Hotline!           0xE009         Error at access to standard back plane bus           0xE010         Not defined module group at backplane bus recognized           Zinfo2: Slot         Zinfo3: Type ID           0xE011         Master project engineering at Slave-CPU not possible or wrong slave configuration           0xE012         Error at parameterization           0xE013         Error at shift register access to standard bus digital modules           0xE014         Error at Check_Sys           0xE015         Error at access to the master           Zinfo2: Slot of the master (32=page frame master)           0xE016         Maximum block size at master transfer exceeded           Zinfo1: I/O address         Zinfo2: Slot           0xE017         Error at access to integrated slave           0xE018         Error at mapping of the master I/O devices           0xE019         Error at recognition of the operating mode (8 / 9bit)           0xE018         Error at recognition of the operating mode (8 / 9bit)           0xE019         Error in the standard bus		Zinfo1: I/O address		
OxE006 Internal error - Please contact the VIPA-Hotline!  OxE007 Configured in-/output bytes do not fit into I/O area  OxE008 Internal error - Please contact the VIPA-Hotline!  OxE009 Error at access to standard back plane bus  OxE010 Not defined module group at backplane bus recognized  Zinfo2: Slot  Zinfo3: Type ID  OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration  OxE012 Error at parameterization  OxE013 Error at shift register access to standard bus digital modules  OxE014 Error at Check_Sys  OxE015 Error at access to the master  Zinfo2: Slot of the master (32=page frame master)  OxE016 Maximum block size at master transfer exceeded  Zinfo1: I/O address  Zinfo2: Slot  OxE017 Error at access to integrated slave  OxE018 Error at mapping of the master I/O devices  OxE019 Error at standard back plane bus system recognition  OxE01A Error at recognition of the operating mode (8 / 9bit)  OxE01B Error - maximum number of plug-in modules exceeded  OxE030 Error of the standard bus  OXE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  OxE0C0 Not enough space in work memory for storing code block (block size exceeded)  OXE0CC Communication error MPI / Serial  OXE0CD Error at DPV1 job management  OXE0CE Error: Timeout at sending of the i-slave diagnostics  MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT		Zinfo2: Slot		
0xE007         Configured in-/output bytes do not fit into I/O area           0xE008         Internal error - Please contact the VIPA-Hotline!           0xE009         Error at access to standard back plane bus           0xE010         Not defined module group at backplane bus recognized           Zinfo2: Slot         Zinfo3: Type ID           0xE011         Master project engineering at Slave-CPU not possible or wrong slave configuration           0xE012         Error at parameterization           0xE013         Error at shiff register access to standard bus digital modules           0xE014         Error at Check_Sys           0xE015         Error at cacess to the master           Zinfo2: Slot of the master (32=page frame master)           0xE016         Maximum block size at master transfer exceeded           Zinfo1: I/O address         Zinfo2: Slot           0xE017         Error at access to integrated slave           0xE018         Error at mapping of the master I/O devices           0xE019         Error at standard back plane bus system recognition           0xE01A         Error at recognition of the operating mode (8 / 9bit)           0xE01B         Error - maximum number of plug-in modules exceeded           0xE030         Error of the standard bus           0xE000         SPEED7 is not stoppable (probably undefined BCD value at	0xE005	Internal error - Please contact the VIPA-Hotline!		
0xE008         Internal error - Please contact the VIPA-Hotline!           0xE009         Error at access to standard back plane bus           0xE010         Not defined module group at backplane bus recognized Zinfo2: Slot Zinfo3: Type ID           0xE011         Master project engineering at Slave-CPU not possible or wrong slave configuration 0xE012           0xE012         Error at parameterization           0xE013         Error at shift register access to standard bus digital modules           0xE014         Error at check_Sys           0xE015         Error at access to the master Zinfo2: Slot of the master (32=page frame master)           0xE016         Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot           0xE017         Error at access to integrated slave           0xE018         Error at mapping of the master I/O devices           0xE019         Error at standard back plane bus system recognition           0xE014         Error at recognition of the operating mode (8 / 9bit)           0xE018         Error - maximum number of plug-in modules exceeded           0xE030         Error of the standard bus           0xE080         SPEED7 is not stoppable (probably undefined BCD value at timer)           0xE0C0         Not enough space in work memory for storing code block (block size exceeded)           0xE0C0         Error at DPV1 job management	0xE006	Internal error - Please contact the VIPA-Hotline!		
OxE019 Error at access to standard back plane bus OxE010 Not defined module group at backplane bus recognized Zinfo2: Slot Zinfo3: Type ID OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration OxE012 Error at parameterization OxE013 Error at shift register access to standard bus digital modules OxE014 Error at Check_Sys OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master) OxE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot OxE017 Error at access to integrated slave OxE018 Error at mapping of the master I/O devices OxE019 Error at standard back plane bus system recognition OxE01A Error at recognition of the operating mode (8 / 9bit) OxE01B Error - maximum number of plug-in modules exceeded OxE030 Error of the standard bus  OxE0800 SPEED7 is not stoppable (probably undefined BCD value at timer) OxE0C0 Not enough space in work memory for storing code block (block size exceeded) OxE0CC Communication error MPI / Serial OxE0CD Error at DPV1 job management OxE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error OXE101 MMC error FAT	0xE007	Configured in-/output bytes do not fit into I/O area		
OxE010 Not defined module group at backplane bus recognized Zinfo2: Slot Zinfo3: Type ID  OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration OxE012 Error at parameterization  OxE013 Error at shift register access to standard bus digital modules  OxE014 Error at Check_Sys  OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master)  OXE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot  OXE017 Error at access to integrated slave  OXE018 Error at mapping of the master I/O devices  OXE019 Error at standard back plane bus system recognition  OXE01A Error at recognition of the operating mode (8 / 9bit)  OXE01B Error - maximum number of plug-in modules exceeded  OXE030 Error of the standard bus  OXE030 Error of the standard bus  OXE060 Not enough space in work memory for storing code block (block size exceeded)  OXE0CC Communication error MPI / Serial  OXE0CD Error at DPV1 job management  OXE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT	0xE008	Internal error - Please contact the VIPA-Hotline!		
Zinfo2: Slot Zinfo3: Type ID  0xE011 Master project engineering at Slave-CPU not possible or wrong slave configuration 0xE012 Error at parameterization 0xE013 Error at shift register access to standard bus digital modules 0xE014 Error at Check_Sys 0xE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master)  0xE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot 0xE017 Error at access to integrated slave 0xE018 Error at mapping of the master I/O devices 0xE019 Error at standard back plane bus system recognition 0xE01A Error at recognition of the operating mode (8 / 9bit) 0xE01B Error - maximum number of plug-in modules exceeded 0xE030 Error of the standard bus  0xE080 SPEED7 is not stoppable (probably undefined BCD value at timer) 0xE0C0 Not enough space in work memory for storing code block (block size exceeded) 0xE0CC Communication error MPI / Serial 0xE0CD Error at DPV1 job management 0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error 0xE101 MMC error file system 0xE102 MMC error FAT	0xE009	Error at access to standard back plane bus		
Zinfo3: Type ID  OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration  OxE012 Error at parameterization  OxE013 Error at shift register access to standard bus digital modules  OxE014 Error at Check_Sys  OxE015 Error at access to the master  Zinfo2: Slot of the master (32=page frame master)  OXE016 Maximum block size at master transfer exceeded  Zinfo1: I/O address  Zinfo2: Slot  OXE017 Error at access to integrated slave  OXE018 Error at mapping of the master I/O devices  OXE019 Error at standard back plane bus system recognition  OXE01A Error at recognition of the operating mode (8 / 9bit)  OXE01B Error - maximum number of plug-in modules exceeded  OXE030 Error of the standard bus  OXE000 SPEED7 is not stoppable (probably undefined BCD value at timer)  OXE0CC Communication error MPI / Serial  OXE0CC Error at DPV1 job management  OXE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT	0xE010	Not defined module group at backplane bus recognized		
OxE011 Master project engineering at Slave-CPU not possible or wrong slave configuration OxE012 Error at parameterization OxE013 Error at shift register access to standard bus digital modules OxE014 Error at Check_Sys OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master) OxE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot OxE017 Error at access to integrated slave OxE018 Error at mapping of the master I/O devices OxE019 Error at standard back plane bus system recognition OxE01A Error at recognition of the operating mode (8 / 9bit) OxE01B Error - maximum number of plug-in modules exceeded OxE030 Error of the standard bus  OxE080 SPEED7 is not stoppable (probably undefined BCD value at timer) OxE0C0 Not enough space in work memory for storing code block (block size exceeded) OxE0CD Error at DPV1 job management OxE0CD Error at DPV1 job management OxE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error OXE101 MMC error file system OXE102 MMC error FAT		Zinfo2: Slot		
OxE012 Error at parameterization  OxE013 Error at shift register access to standard bus digital modules  OxE014 Error at Check_Sys  OXE015 Error at access to the master  Zinfo2: Slot of the master (32=page frame master)  OXE016 Maximum block size at master transfer exceeded  Zinfo1: I/O address  Zinfo2: Slot  OXE017 Error at access to integrated slave  OXE018 Error at mapping of the master I/O devices  OXE019 Error at standard back plane bus system recognition  OXE01A Error at recognition of the operating mode (8 / 9bit)  OXE01B Error - maximum number of plug-in modules exceeded  OXE030 Error of the standard bus  OXE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  OXE0CC Communication error MPI / Serial  OXE0CD Error at DPV1 job management  OXE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT		Zinfo3: Type ID		
OxE013 Error at shift register access to standard bus digital modules  OxE014 Error at Check_Sys  OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master)  OxE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot  OxE017 Error at access to integrated slave  OxE018 Error at mapping of the master I/O devices  OxE019 Error at standard back plane bus system recognition  OxE01A Error at recognition of the operating mode (8 / 9bit)  OxE01B Error - maximum number of plug-in modules exceeded  OxE030 Error of the standard bus  OXE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  OXE0CC Communication error MPI / Serial  OXE0CD Error at DPV1 job management  OXE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT	0xE011	Master project engineering at Slave-CPU not possible or wrong slave configuration		
OxE014 Error at Check_Sys  OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master)  OxE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot  OxE017 Error at access to integrated slave  OxE018 Error at mapping of the master I/O devices  OxE019 Error at standard back plane bus system recognition  OxE01A Error at recognition of the operating mode (8 / 9bit)  OxE01B Error - maximum number of plug-in modules exceeded  OxE030 Error of the standard bus  OXE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  OXE0C0 Not enough space in work memory for storing code block (block size exceeded)  OXE0CD Error at DPV1 job management  OXE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT	0xE012	·		
OxE015 Error at access to the master Zinfo2: Slot of the master (32=page frame master)  OxE016 Maximum block size at master transfer exceeded Zinfo1: I/O address Zinfo2: Slot  OxE017 Error at access to integrated slave OxE018 Error at mapping of the master I/O devices OxE019 Error at standard back plane bus system recognition OxE01A Error at recognition of the operating mode (8 / 9bit) OxE01B Error - maximum number of plug-in modules exceeded OxE030 Error of the standard bus  OXE080 SPEED7 is not stoppable (probably undefined BCD value at timer) OXE0C0 Not enough space in work memory for storing code block (block size exceeded) OXE0CC Communication error MPI / Serial OXE0CD Error at DPV1 job management OXE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error OXE101 MMC error file system OXE102 MMC error FAT	0xE013	Error at shift register access to standard bus digital modules		
Zinfo2: Slot of the master (32=page frame master)  0xE016	0xE014	Error at Check_Sys		
OxE016 Maximum block size at master transfer exceeded	0xE015	Error at access to the master		
Zinfo1: I/O address Zinfo2: Slot  0xE017 Error at access to integrated slave  0xE018 Error at mapping of the master I/O devices  0xE019 Error at standard back plane bus system recognition  0xE01A Error at recognition of the operating mode (8 / 9bit)  0xE01B Error - maximum number of plug-in modules exceeded  0xE030 Error of the standard bus  0xE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  0xE0C0 Not enough space in work memory for storing code block (block size exceeded)  0xE0CC Communication error MPI / Serial  0xE0CD Error at DPV1 job management  0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error  0xE101 MMC error file system  0xE102 MMC error FAT		, : •		
Zinfo2: Slot  0xE017 Error at access to integrated slave  0xE018 Error at mapping of the master I/O devices  0xE019 Error at standard back plane bus system recognition  0xE01A Error at recognition of the operating mode (8 / 9bit)  0xE01B Error - maximum number of plug-in modules exceeded  0xE030 Error of the standard bus  0xE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  0xE0C0 Not enough space in work memory for storing code block (block size exceeded)  0xE0CC Communication error MPI / Serial  0xE0CD Error at DPV1 job management  0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error  0xE101 MMC error file system  0xE102 MMC error FAT	0xE016			
0xE017 Error at access to integrated slave  0xE018 Error at mapping of the master I/O devices  0xE019 Error at standard back plane bus system recognition  0xE01A Error at recognition of the operating mode (8 / 9bit)  0xE01B Error - maximum number of plug-in modules exceeded  0xE030 Error of the standard bus  0xE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  0xE0C0 Not enough space in work memory for storing code block (block size exceeded)  0xE0CC Communication error MPI / Serial  0xE0CD Error at DPV1 job management  0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error  0xE101 MMC error file system  0xE102 MMC error FAT				
OxE018 Error at mapping of the master I/O devices  OxE019 Error at standard back plane bus system recognition  OxE01A Error at recognition of the operating mode (8 / 9bit)  OxE01B Error - maximum number of plug-in modules exceeded  OxE030 Error of the standard bus  OxE080 SPEED7 is not stoppable (probably undefined BCD value at timer)  OxE0C0 Not enough space in work memory for storing code block (block size exceeded)  OxE0CC Communication error MPI / Serial  OxE0CD Error at DPV1 job management  OxE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT		Zinfo2: Slot		
OxE019 Error at standard back plane bus system recognition  OxE01A Error at recognition of the operating mode (8 / 9bit)  OxE01B Error - maximum number of plug-in modules exceeded  OxE030 Error of the standard bus  OxE0B0 SPEED7 is not stoppable (probably undefined BCD value at timer)  OxE0C0 Not enough space in work memory for storing code block (block size exceeded)  OxE0CC Communication error MPI / Serial  OxE0CD Error at DPV1 job management  OxE0CE Error: Timeout at sending of the i-slave diagnostics  OXE100 MMC access error  OXE101 MMC error file system  OXE102 MMC error FAT				
OxE01A Error at recognition of the operating mode (8 / 9bit) OxE01B Error - maximum number of plug-in modules exceeded OxE030 Error of the standard bus  OxE0B0 SPEED7 is not stoppable (probably undefined BCD value at timer) OxE0C0 Not enough space in work memory for storing code block (block size exceeded) OxE0CC Communication error MPI / Serial OxE0CD Error at DPV1 job management OxE0CE Error: Timeout at sending of the i-slave diagnostics  OxE100 MMC access error OxE101 MMC error file system OxE102 MMC error FAT		11 4		
0xE01B Error - maximum number of plug-in modules exceeded 0xE030 Error of the standard bus  0xE0B0 SPEED7 is not stoppable (probably undefined BCD value at timer) 0xE0C0 Not enough space in work memory for storing code block (block size exceeded) 0xE0CC Communication error MPI / Serial 0xE0CD Error at DPV1 job management 0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error 0xE101 MMC error file system 0xE102 MMC error FAT				
OxE030 Error of the standard bus  OxE0B0 SPEED7 is not stoppable (probably undefined BCD value at timer)  OxE0C0 Not enough space in work memory for storing code block (block size exceeded)  OxE0CC Communication error MPI / Serial  OxE0CD Error at DPV1 job management  OxE0CE Error: Timeout at sending of the i-slave diagnostics  OxE100 MMC access error  OxE101 MMC error file system  OxE102 MMC error FAT				
0xE0B0 SPEED7 is not stoppable (probably undefined BCD value at timer)  0xE0C0 Not enough space in work memory for storing code block (block size exceeded)  0xE0CC Communication error MPI / Serial  0xE0CD Error at DPV1 job management  0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error  0xE101 MMC error file system  0xE102 MMC error FAT		· · ·		
0xE0C0 Not enough space in work memory for storing code block (block size exceeded) 0xE0CC Communication error MPI / Serial 0xE0CD Error at DPV1 job management 0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error 0xE101 MMC error file system 0xE102 MMC error FAT	0xE030	Error of the standard bus		
0xE0C0 Not enough space in work memory for storing code block (block size exceeded) 0xE0CC Communication error MPI / Serial 0xE0CD Error at DPV1 job management 0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error 0xE101 MMC error file system 0xE102 MMC error FAT	0√E0B0	SPEED7 is not stongable (probably undefined BCD value at timer)		
0xE0CC       Communication error MPI / Serial         0xE0CD       Error at DPV1 job management         0xE0CE       Error: Timeout at sending of the i-slave diagnostics         0xE100       MMC access error         0xE101       MMC error file system         0xE102       MMC error FAT		1 '' "		
0xE0CD Error at DPV1 job management 0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error 0xE101 MMC error file system 0xE102 MMC error FAT				
0xE0CE Error: Timeout at sending of the i-slave diagnostics  0xE100 MMC access error  0xE101 MMC error file system  0xE102 MMC error FAT				
0xE100 MMC access error 0xE101 MMC error file system 0xE102 MMC error FAT				
0xE101 MMC error file system 0xE102 MMC error FAT	UXEUCE	Error. Timeout at sending of the i-slave diagnostics		
0xE101 MMC error file system 0xE102 MMC error FAT	0xE100	MMC access error		
0xE102 MMC error FAT		MMC error file system		
		•		
<u> </u>		MMC error at saving		
0xE200 MMC writing finished (Copy Ram2Rom)				

continued ...

# ... continue

continue			
Event-ID	Description		
0xE210	MMC reading finished (reload after overall reset)		
0xE21F	MMC reading: error at reload (after overall reset), read error, out of memory		
0xE400	Memory expansion MCC has been plugged		
0xE401	Memory expansion MCC has been removed		
0xE801	MMC-Cmd: CMD_START recognized and successfully executed		
0xE802	MMC-Cmd: CMD_END recognized and successfully executed		
0xE803	MMC-Cmd: WAIT1SECOND recognized and successfully executed		
0xE804	MMC-Cmd: WEBPAGE recognized and successfully executed		
0xE805	MMC-Cmd: LOAD_PROJECT recognized and successfully executed		
0xE806	MMC-Cmd: SAVE_ PROJECT recognized and successfully executed		
0xE807	MMC-Cmd: FACTORY_RESET recognized and successfully executed		
0xE80B	MMC-Cmd: DIAGBUF recognized and successfully executed		
0xE80E	MMC-Cmd: SET_NETWORK recognized and successfully executed		
0xE8FB	MMC-Cmd: Error: Initialization of the Ethernet PG/OP channel by means of		
	SET_NETWORK is faulty.		
0xE8FC	MMC-Cmd: Error: Not every IP-Parameter is set at SET_NETWORK.		
0xE8FE	MMC-Cmd: Error: CMD_START was not found		
0xE8FF	MMC-Cmd: Error: Reading the CMD file is faulty (MMC error)		
0xE901	Check sum error		
0xEA00	Internal error - Please contact the VIPA-Hotline!		
0xEA01	Internal error - Please contact the VIPA-Hotline!		
0xEA02	SBUS: Internal error (internal plugged sub module not recognized)		
	Zinfo1: Internal slot		
0xEA04	SBUS: Multiple parameterization of a I/O address		
	Zinfo1: I/O address		
	Zinfo2: Slot		
	Zinfo3: Data width		
0xEA05	Internal error - Please contact the VIPA-Hotline!		
0xEA07	Internal error - Please contact the VIPA-Hotline!		
0xEA08	SBUS: Parameterized input data width unequal to plugged input data width		
	Zinfo1: Parameterized input data width		
	Zinfo2: Slot		
	Zinfo3: Input data width of the plugged module		
0xEA09	SBUS: Parameterized output data width unequal to plugged output data width		
	Zinfo1: Parameterized output data width		
	Zinfo2: Slot		
	Zinfo3: Output data width of the plugged module		

continued ...

# ... continue

Event-ID	Description
0xEA10	SBUS: Input address outside input area
	Zinfo1: I/O address
	Zinfo2: Slot
	Zinfo3: Data width
0xEA11	SBUS: Output address outside output area
	Zinfo1: I/O address
	Zinfo2: Slot
	Zinfo3: Data width
0xEA12	SBUS: Error at writing record set
	Zinfo1: Slot
	Zinfo2: Record set number
	Zinfo3: Record set length
0xEA14	SBUS: Multiple parameterization of a I/O address (Diagnostic address)
	Zinfo1: I/O address
	Zinfo2: Slot
	Zinfo3: Data width
0xEA15	Internal error - Please contact the VIPA-Hotline!
0xEA18	SBUS: Error at mapping of the master I/O devices
	Zinfo2: Master slot
0xEA19	Internal error - Please contact the VIPA-Hotline!
0xEA20	Error - RS485 interface is not set to Profibus DP master but there is a Profibus DP master configured.
0xEA21	Error - Project engineering RS485 interface X2/X3:
	Profibus DP master is configured but missing
	Zinfo2: Interface x
0xEA22	Error - RS485 interface X2 - value is out of range
	Zinfo: Configured value X2
0xEA23	Error - RS485 interface X3 - value is out of range
	Zinfo: Configured value X3
0xEA24	Error - Project engineering RS485 interface X2/X3:
	Interface/Protocol is missing, the default settings are used.
	Zinfo2: Configured value X2
	Zinfo2: Configured value X3
0xEA30	Internal error - Please contact the VIPA-Hotline!
0xEA40	Internal error - Please contact the VIPA-Hotline!
0xEA41	Internal error - Please contact the VIPA-Hotline!
0xEA98	Timeout at waiting for reboot of a SBUS module (Server)
0xEA90	Error at file reading via SBUS
OVEVAR	Error at the reading via oboo
0xEE00	Internal error - Please contact the VIPA-Hotline!

# Using test functions for control and monitoring of variables

#### Overview

For troubleshooting purposes and to display the status of certain variables you can access certain test functions via the menu item **Debug** of the Siemens SIMATIC Manager.

The status of the operands and the VKE can be displayed by means of the test function **Debug** > *Monitor*.

You can modify and/or display the status of variables by means of the test function **PLC** > *Monitor/Modify Variables*.

## **Debug** > *Monitor*

This test function displays the current status and the VKE of the different operands while the program is being executed.

It is also possible to enter corrections to the program.



## Note!

When using the test function "Monitor" the PLC must be in RUN mode!

The processing of the states may be interrupted by means of jump commands or by timer and process-related alarms. At the breakpoint the CPU stops collecting data for the status display and instead of the required data it only provides the PG with data containing the value 0.

For this reason, jumps or time and process alarms can result in the value displayed during program execution remaining at 0 for the items below:

- the result of the logical operation VKE
- Status / AKKU 1
- AKKU 2
- Condition byte
- absolute memory address SAZ. In this case SAZ is followed by a "?".

The interruption of the processing of statuses does not change the execution of the program. It only shows that the data displayed is no longer.

# PLC > Monitor/Modify Variables

This test function returns the condition of a selected operand (inputs, outputs, flags, data word, counters or timers) at the end of program-execution.

This information is obtained from the process image of the selected operands. During the "processing check" or in operating mode STOP the periphery is read directly from the inputs. Otherwise only the process image of the selected operands is displayed.

# Control of outputs

It is possible to check the wiring and proper operation of output-modules.

You can set outputs to any desired status with or without a control program. The process image is not modified but outputs are no longer inhibited.

## Control of variables

The following variables may be modified:

I, Q, M, T, C and D.

The process image of binary and digital operands is modified independently of the operating mode of the CPU.

When the operating mode is RUN the program is executed with the modified process variable. When the program continues they may, however, be modified again without notification.

Process variables are controlled asynchronously to the execution sequence of the program.

# **Chapter 5** Deployment PtP communication

#### Overview

Content of this chapter is the deployment of the RS485 interface for serial PtP communication.

Here you'll find every information about the protocols, the activation and project engineering of the interface, which are necessary for the serial communication using the RS485 interface.

# ContentTopicPageChapter 5Deployment PtP communication5-1Fast introduction5-2Principle of the data transfer5-3Deployment of RS485 interface for PtP5-4Parameterization5-6Communication5-9Protocols and procedures5-15Modbus - Function codes5-19Modbus - Example communication5-23

# **Fast introduction**

#### General

The CPU has an integrated RS485 interface. The functionality of this interface may be configured during hardware configuration by setting the operating mode of the Profibus part of the Siemens CPU (315-2AG10-0AB00 V2.6).

Using the *PtP functionality* the RS485 interface is allowed to connect via serial point-to-point connection to different source systems.

#### **Protocols**

The protocols res. procedures ASCII, STX/ETX, 3964R, USS and Modbus are supported.

# Switch RS485 to PtP operation

To activate the PtP functionality set the Profibus part to "Master" operation without linking.

#### **Parameterization**

The parameterization of the serial interface happens during runtime using the SFC 216 (SER\_CFG). For this you have to store the parameters in a DB for all protocols except ASCII.

## Communication

The SFCs are controlling the communication. Send takes place via SFC 217 (SER SND) and receive via SFC 218 (SER RCV).

The repeated call of the SFC 217 SER\_SND delivers a return value for 3964R, USS and Modbus via RetVal that contains, among other things, recent information about the acknowledgement of the partner station.

The protocols USS and Modbus allow to evaluate the receipt telegram by calling the SFC 218 SER\_RCV after SER\_SND.

The SFCs are included in the consignment of the CPU.

# Overview SFCs for serial communication

The following SFCs are used for the serial communication:

S	FC	Description
SFC 216	SER_CFG	RS485 parameterize
SFC 217	SER_SND	RS485 send
SFC 218	SER_RCV	RS485 receive

# Principle of the data transfer

#### Overview

The data transfer is handled during runtime by using SFCs. The principle of data transfer is the same for all protocols and is shortly illustrated in the following.

## **Principle**

Data, which are written into the according data channel by the PLC, is stored in a FIFO send buffer (first in first out) with a size of 2x1024byte and then put out via the interface.

When the interface receives data, this is stored in a FIFO receive buffer with a size of 2x1024byte and can there be read by the PLC.


If the data is transferred via a protocol, the adoption of the data to the according protocol happens automatically.

In opposite to ASCII and STX/ETX, the protocols 3964R, USS and Modbus require the acknowledgement of the partner.

An additional call of the SFC 217 SER\_SND causes a return value in RetVal that includes among others recent information about the acknowledgement of the partner.

Further on for USS and Modbus after a SER\_SND the acknowledgement telegram must be evaluated by call of the SFC 218 SER RCV.

# RS485 PtP communication



# Deployment of RS485 interface for PtP

# Switch to PtP operation

The functionality of the RS485 interface may be configured during hardware configuration by setting the operating mode of the Profibus part of the Siemens CPU (315-2AG10-0AB00 V2.6).

To activate the PtP functionality set the Profibus part to "Master" operation without linking.


# Hardware configuration

- Start the Siemens hardware configurator.
- Configure the Siemens CPU 315-2AG10 (6ES7 315-2AG10-0AB0/V2.6).
- To use the interface as PtP interface leave at *Properties Profibus* the Subnet set to "not networked".
- You may also open the Properties dialog of the Profibus part of the inserted CPU by double-clicking to the "DP" submodule, choosing the Operating mode "DP Master" and setting the Subnet to "not networked".

## **Properties RS485**


- Logical states represented by voltage differences between the two cores of a twisted pair cable
- Serial bus connection in two-wire technology using half duplex mode
- Data communications up to a max. distance of 500m
- Data communication rate up to 115.2kbaud

# Connection RS485



Pin	Assignment
1	n.c.
2	M24V
3	RxD/TxD-P (Line B)
4	RTS
5	M5V
6	P5V
7	P24V
8	RxD/TxD-N (Line A)
9	n.c.

# Connection



# **Parameterization**

SFC 216 (SER\_CFG) The parameterization happens during runtime deploying the SFC 216 (SER\_CFG). You have to store the parameters for STX/ETX, 3964R, USS and Modbus in a DB.

Name	Declaration	Туре	Comment
Protocol	IN	BYTE	1=ASCII, 2=STX/ETX, 3=3964R
Parameter	IN	ANY	Pointer to protocol parameters
Baudrate	IN	BYTE	Velocity of data transfer
CharLen	IN	BYTE	0=5bit, 1=6bit, 2=7bit, 3=8bit
Parity	IN	BYTE	0=None, 1=Odd, 2=Even
StopBits	IN	BYTE	1=1bit, 2=1.5bit, 3=2bit
FlowControl	IN	BYTE	1 (fix)
RetVal	OUT	WORD	Error Code ( 0 = OK )

# Parameter description

All time settings for timeouts must be set as hexadecimal value. Find the Hex value by multiply the wanted time in seconds with the baudrate.

Example: Wanted time 8ms at a baudrate of 19200baud

Calculation: 19200bit/s x 0,008s  $\approx$  154bit  $\rightarrow$  (9Ah)

Hex value is 9Ah.

## **Protocol**

Here you fix the protocol to be used. You may choose between:

- 1: ASCII
- 2: STX/ETX
- 3: 3964R
- 4: USS Master
- 5: Modbus RTU Master
- 6: Modbus ASCII Master

## Parameter (as DB)

At ASCII protocol, this parameter is ignored.

At STX/ETX, 3964R, USS and Modbus you fix here a DB that contains the communication parameters and has the following structure for the according protocols:

#### Data block at STX/ETX

DBB0:	STX1	BYTE	(1. Start-ID in hexadecimal)
DBB1:	STX2	BYTE	(2. Start-ID in hexadecimal)
DBB2:	ETX1	BYTE	(1. End-ID in hexadecimal)
DBB3:	ETX2	BYTE	(2. End-ID in hexadecimal)

DBW4: TIMEOUT WORD (max. delay time between 2 telegrams)



#### Note!

The start res. end sign should always be a value <20, otherwise the sign is ignored!

#### Data block at 3964R

DBB0: Prio	BYTE	(The priority of both partners must be

different)

DBB1: ConnAttmptNr BYTE (Number of connection trials)
DBB2: SendAttmptNr BYTE (Number of telegram retries)

DBW4: CharTimeout WORD (Character delay time)

DBW6: ConfTimeout WORD (Acknowledgement delay time)

#### Data block at USS

DBW0: Timeout WORD (Delay time in)

## Data block at Modbus-Master

DBW0: Timeout WORD (Respond delay time)

## **Baud rate** Velocity of data transfer in bit/s (baud).

04h: 1200baud 05h: 1800baud 06h: 2400baud 07h: 4800baud 08h: 7200baud 09h: 9600baud 0Ah: 14400baud 0Bh: 19200baud

0Ch: 38400baud 0Dh: 57600baud 0Eh: 115200baud

## **CharLen** Number of data bits where a character is mapped to.

0: 5bit 1: 6bit 2: 7bit 3: 8bit

## **Parity**

The parity is -depending on the value- even or odd. For parity control, the information bits are extended with the parity bit that amends via its value ("0" or "1") the value of all bits to a defined status. If no parity is set, the parity bit is set to "1", but not evaluated.

0: NONE 1: ODD 2: EVEN

# **StopBits**

The stop bits are set at the end of each transferred character and mark the end of a character.

1: 1bit 2: 1.5bit 3: 2bit

## **FlowControl**

The parameter FlowControl is ignored. When sending RTS=0, when receiving RTS=1.

# RetVal SFC 216 (Error message SER\_CFG)

Return values sent by the block:

Error code	Description		
0000h	no error		
809Ah	interface not found		
8x24h	Error at SFC-Parameter x, with x:		
	1: Error at "Protocol"		
	2: Error at "Parameter"		
	3: Error at "Baudrate"		
	4: Error at "CharLength"		
	5: Error at "Parity"		
	6: Error at "StopBits"		
	7: Error at "FlowControl"		
809xh	Error in SFC parameter value x, where x:		
	1: Error at "Protocol"		
	3: Error at "Baudrate"		
	4: Error at "CharLength"		
	5: Error at "Parity"		
	6: Error at "StopBits"		
	7: Error at "FlowControl"		
8092h	Access error in parameter DB (DB too short)		
828xh	Error in parameter x of DB parameter, where x:		
	1: Error 1. parameter		
	2: Error 2. parameter		

# Communication

#### Overview

The communication happens via the send and receive blocks SFC 217

(SER\_SND) and SFC 218 (SER\_RCV).

The SFCs are included in the consignment of the CPU.

# SFC 217 (SER\_SND)

This block sends data via the serial interface.

The repeated call of the SFC 217 SER\_SND delivers a return value for 3964R, USS and Modbus via RetVal that contains, among other things, recent information about the acknowledgement of the partner station.

The protocols USS and Modbus require to evaluate the receipt telegram by calling the SFC 218 SER RCV after SER SND.

#### **Parameter**

Name	Declaration	Туре	Comment
DataPtr	IN	ANY	Pointer to Data Buffer for sending data
DataLen	OUT	WORD	Length of data sent
RetVal	OUT	WORD	Error Code ( 0 = OK )

#### **DataPtr**

Here you define a range of the type Pointer for the send buffer where the data that has to be sent is stored. You have to set type, start and length.

Example: Data is stored in DB5 starting at 0.0 with a length of

124byte.

DataPtr:=P#DB5.DBX0.0 BYTE 124

#### **DataLen**

Word where the number of the sent bytes is stored.

At **ASCII** if data were sent by means of SFC 217 faster to the serial interface than the interface sends, the length of data to send could differ from the *DataLen* due to a buffer overflow. This should be considered by the user program.

With STX/ETX, 3964R, Modbus and USS always the length set in DataPtr is stored or 0.

# RetVal SFC 217 (Error message SER\_SND)

# Return values of the block:

Error code	Description
0000h	Send data - ready
1000h	Nothing sent (data length 0)
20xxh	Protocol executed error free with xx bit pattern for diagnosis
7001h	Data is stored in internal buffer - active (busy)
7002h	Transfer - active
80xxh	Protocol executed with errors with xx bit pattern for diagnosis (no acknowledgement by partner)
90xxh	Protocol not executed with xx bit pattern for diagnosis (no acknowledgement by partner)
8x24h	Error in SFC parameter x, where x:
	1: Error in "DataPtr"
	2: Error in "DataLen"
8122h	Error in parameter "DataPtr" (e.g. DB too short)
807Fh	Internal error
809Ah	Interface not found or interface is used for Profibus
809Bh	Interface not configured

# Protocol specific RetVal values

# **ASCII**

Value	Description
9000h	Buffer overflow (no data send)
9002h	Data too short (0byte)

# STX/ETX

Value	Description
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (0byte)
9004h	Character not allowed

# 3964R

Value	Description
2000h	Send ready without error
80FFh	NAK received - error in communication
80FEh	Data transfer without acknowledgement of partner or error at acknowledgement
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (0byte)

# ... Continue RetVal SFC 217 SER\_SND

# USS


Error code	Description
2000h	Send ready without error
8080h	Receive buffer overflow (no space for receipt)
8090h	Acknowledgement delay time exceeded
80F0h	Wrong checksum in respond
80FEh	Wrong start sign in respond
80FFh	Wrong slave address in respond
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (<2byte)

# Modbus RTU/ASCII Master


Error code	Description
2000h	Send ready without error
2001h	Send ready with error
8080h	Receive buffer overflow (no space for receipt)
8090h	Acknowledgement delay time exceeded
80F0h	Wrong checksum in respond
80FDh	Length of respond too long
80FEh	Wrong function code in respond
80FFh	Wrong slave address in respond
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (<2byte)

# Principles of programming

The following text shortly illustrates the structure of programming a send command for the different protocols.



## **ASCII / STX/ETX**



SFC 218 (SER\_RCV) This block receives data via the serial interface.

Using the SFC 218 SER\_RCV after SER\_SND with the protocols USS and Modbus the acknowledgement telegram can be read.

#### **Parameter**

Name	Declaration	Туре	Comment
DataPtr	IN	ANY	Pointer to Data Buffer for received data
DataLen	OUT	WORD	Length of received data
Error	OUT	WORD	Error Number
RetVal	OUT	WORD	Error Code ( 0 = OK )

**DataPtr** 

Here you set a range of the type Pointer for the receive buffer where the

reception data is stored. You have to set type, start and length.

Example: Data is stored in DB5 starting at 0.0 with a length of 124byte.

DataPtr:=P#DB5.DBX0.0 BYTE 124

**DataLen** 

Word where the number of received Bytes is stored.

At **STX/ETX** and **3964R**, the length of the received user data or 0 is entered.

At **ASCII**, the number of read characters is entered. This value may be different from the read telegram length.

**Error** 

This word gets an entry in case of an error. The following error messages may be created depending on the protocol:

# **ASCII**

Bit	Error	Description
0	overrun	Overflow, a sign couldn't be read fast enough from the interface
1	framing error	Error that shows that a defined bit frame is not coincident, exceeds the allowed length or contains an additional Bit sequence (Stopbit error)
2	parity	Parity error
3	overflow	Buffer is full

#### STX/ETX

Bit	Error	Description
0	overflow	The received telegram exceeds the size of the receive buffer.
1	char	A sign outside the range 20h7Fh has been received.
3	overflow	Buffer is full

## 3964R / Modbus RTU/ASCII Master

I	Bit	Error	Description
	0	overflow	The received telegram exceeds the size of the receive buffer.


# RetVal SFC 218 (Error message SER\_RCV)

Return values of the block:

Error code	Description
0000h	no error
1000h	Receive buffer too small (data loss)
8x24h	Error at SFC-Parameter x, with x:
	1: Error at "DataPtr"
	2: Error at "DataLen"
	3: Error at "Error"
8122h	Error in parameter "DataPtr" (e.g. DB too short)
809Ah	Serial interface not found res. interface is used by Profibus
809Bh	Serial interface not configured

# Principles of programming

The following picture shows the basic structure for programming a receive command. This structure can be used for all protocols.



# **Protocols and procedures**

#### Overview

The CPU supports the following protocols and procedures:

controlled by the concerning user application.

- ASCII communication
- STX/ETX
- 3964R
- USS
- Modbus

#### **ASCII**

ASCII data communication is one of the simple forms of data exchange. Incoming characters are transferred 1 to 1.

At ASCII, with every cycle the read-SFC is used to store the data that is in the buffer at request time in a parameterized receive data block. If a telegram is spread over various cycles, the data is overwritten. There is no reception acknowledgement. The communication procedure has to be

An according Receive\_ASCII FB may be found within the VIPA library in the service area of www.vipa.de.

#### STX/ETX

STX/ETX is a simple protocol with start and end ID, where STX stands for **S**tart of **Tex**t and ETX for **E**nd of **Tex**t.


The STX/ETX procedure is suitable for the transfer of ASCII characters. It does not use block checks (BCC). Any data transferred from the periphery must be preceded by a Start followed by the data characters and the end character.

Depending of the byte width the following ASCII characters can be transferred: 5Bit: not allowed: 6Bit: 20...3Fh, 7Bit: 20...7Fh, 8Bit: 20...FFh.

The effective data, which includes all the characters between Start and End are transferred to the PLC when the End has been received.

When data is send from the PLC to a peripheral device, any user data is handed to the SFC 217 (SER\_SND) and is transferred with added Startand End-ID to the communication partner.

Message structure:



You may define up to 2 Start- and End-IDs.

You may work with 1, 2 or no Start- and with 1, 2 or no End-ID. As Start-res. End-ID all Hex values from 01h to 1Fh are permissible. Characters above 1Fh are ignored. In the user data, characters below 20h are not allowed and may cause errors. The number of Start- and End-IDs may be different (1 Start, 2 End res. 2 Start, 1 End or other combinations). If no End-ID is defined, all read characters are transferred to the PLC after a parameterizable character delay time (Timeout).


## 3964R

The 3964R procedure controls the data transfer of a point-to-point link between the CPU and a communication partner. The procedure adds control characters to the message data during data transfer. These control characters may be used by the communication partner to verify the complete and error free receipt.

The procedure employs the following control characters:

<ul> <li>ST</li> </ul>	X	Start of Text
• DL	.E	Data Link Escape
• ET	X	End of Text
• BC	CC	Block Check Character
• N/	٩K	Negative Acknowledge

#### Procedure



You may transfer a maximum of 255byte per message.



## Note!

When a DLE is transferred as part of the information it is repeated to distinguish between data characters and DLE control characters that are used to establish and to terminate the connection (DLE duplication). The DLE duplication is reversed in the receiving station.

The 3964R procedure <u>requires</u> that a lower priority is assigned to the communication partner. When communication partners issue simultaneous send commands, the station with the lower priority will delay its send command.

USS

The USS protocol (**U**niverselle **s**erielle **S**chnittstelle = universal serial interface) is a serial transfer protocol defined by Siemens for the drive and system components. This allows to build-up a serial bus connection between a superordinated master and several slave systems.

The USS protocol enables a time cyclic telegram traffic by presetting a fix telegram length.

The following features characterize the USS protocol:

- Multi point connection
- Master-Slave access procedure
- Single-Master-System
- Max. 32 participants
- Simple and secure telegram frame

You may connect 1 master and max. 31 slaves at the bus where the single slaves are addressed by the master via an address sign in the telegram. The communication happens exclusively in half-duplex operation.

After a send command, the acknowledgement telegram must be read by a call of the SFC 218 SER\_RCV.

The telegrams for send and receive have the following structure:

# Master-Slave telegram

STX	LGE	ADR	Pł	(E	IND		PWE		STW		HSW		BCC
02h			Н	L	Η	L	Н	L	Η	L	Н	L	

## Slave-Master telegram

STX	LGE	ADR	Pł	Œ	IND		PWE		ZSW		HIW		BCC
02h			Ι	L	Η	L	I	L	Τ	L	Н	L	


where STX: Start sign STW: Control word

LGE: Telegram length ZSW: State word ADR: Address HSW: Main set value

PKE: Parameter ID HIW: Main effective value IND: Index BCC: Block Check Character

PWE: Parameter value

Broadcast with set bit 5 in ADR-Byte



A request can be directed to a certain slave ore be send to all slaves as broadcast message. For the identification of a broadcast message you have to set bit 5 to 1 in the ADR-Byte. Here the slave addr. (bit 0 ... 4) is ignored. In opposite to a "normal" send command, the broadcast does not require a telegram evaluation via SFC 218 SER\_RCV. Only write commands may be sent as broadcast.

## Modbus

The Modbus protocol is a communication protocol that fixes a hierarchic structure with one master and several slaves.

Physically, Modbus works with a serial half-duplex connection.

There are no bus conflicts occurring, because the master can only communicate with one slave at a time. After a request from the master, this waits for a preset delay time for an answer of the slave. During the delay time, communication with other slaves is not possible.

After a send command, the acknowledgement telegram must be read by a call of the SFC 218 SER\_RCV.

The request telegrams send by the master and the respond telegrams of a slave have the following structure:

Start	Slave	Function	Data	Flow	End
sign	address	Code		control	sign

# Broadcast with slave address = 0

A request can be directed to a special slave or at all slaves as broadcast message. To mark a broadcast message, the slave address 0 is used.

In opposite to a "normal" send command, the broadcast does not require a telegram evaluation via SFC 218 SER RCV.

Only write commands may be sent as broadcast.

#### ASCII, RTU mode

Modbus offers 2 different transfer modes:

- ASCII mode: Every byte is transferred in the 2 sign ASCII code. The data are marked with a start and an end sign. This causes a transparent but slow transfer.
- RTU mode: Every byte is transferred as one character. This enables a higher data pass through as the ASCII mode. Instead of start and end sign, a time control is used.

The mode selection happens during runtime by using the SFC 216 SER\_CFG.

# Supported Modbus protocols


The following Modbus Protocols are supported by the RS485 interface

- Modbus RTU Master
- Modbus ASCII Master

# **Modbus - Function codes**

# Naming convention

Modbus has some naming conventions:



- Modbus differentiates between bit and word access;
   Bits = "Coils" and Words = "Register".
- Bit inputs are referred to as "Input-Status" and Bit outputs as "Coil-Status".
- Word inputs are referred to as "Input-Register" and Word outputs as "Holding-Register".


# Range definitions

Normally the access at Modbus happens by means of the ranges 0x, 1x, 3x and 4x.

0x and 1x gives you access to digital Bit areas and 3x and 4x to analog word areas.

For the CPs from VIPA is not differentiating digital and analog data, the following assignment is valid:

- 0x: Bit area for master output data Access via function code 01h, 05h, 0Fh
- 1x: Bit area for master input data Access via function code 02h
- 3x: Word area for master input data Access via function code 04h
- 4x: Word area for master output data Access via function code 03h, 06h, 10h




A description of the function codes follows below.

#### Overview

With the following Modbus function codes a Modbus master can access a Modbus slave: With the following Modbus function codes a Modbus master can access a Modbus slave. The description always takes place from the point of view of the master:

Code	Command	Description
01h	Read n Bits	Read n Bits of master output area 0x
02h	Read n Bits	Read n Bits of master input area 1x
03h	Read n Words	Read n Words of master output area 4x
04h	Read n Words	Read n Words master input area 3x
05h	Write 1 Bit	Write 1 Bit to master output area 0x
06h	Write 1 Word	Write 1 Word to master output area 4x
0Fh	Write n Bits	Write n Bits to master output area 0x
10h	Write n Words	Write n Words to master output area 4x

Point of View of "Input" and "Output" data The description always takes place from the point of view of the master. Here data, which were sent from master to slave, up to their target are designated as "output" data (OUT) and contrary slave data received by the master were designated as "input" data (IN).



# Respond of the slave

If the slave announces an error, the function code is send back with an "ORed" 80h. Without an error, the function code is sent back.

Slave answer: Function code OR 80h  $\rightarrow$  Error

Function code  $\rightarrow$  OK

Byte sequence in a Word

For the Byte sequence in a Word is always valid: 1 Word

High Low Byte Byte

Check sum CRC, RTU, LRC

The shown check sums CRC at RTU and LRC at ASCII mode are automatically added to every telegram. They are not shown in the data block.

Read n Bits Code 01h: Read n Bits of master output area 0x 01h, 02h Code 02h: Read n Bits of master input area 1x

# Command telegram

Slave address	Function code	Address 1. Bit		Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

## Respond telegram

Slave address	Function code	Number of read Bytes	Data 1. Byte	Data 2. Byte		Check sum CRC/LRC
1 Byte	1 Byte	1 Byte	1 Byte	1 Byte		1 Word
ı	1	1				

**Read n Words** 03h: Read n Words of master output area 4x 03h, 04h 04h: Read n Words master input area 3x

# Command telegram

Slave address	Function code	Address 1. Bit		Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

## Respond telegram

	Slave address	Function code	Number of read Bytes	Data 1. Word	Data 2. Word		Check sum CRC/LRC
Ī	1 Byte	1 Byte	1 Byte	1 Word	1 Word		1 Word
•	max. 125 Words						

Write 1 Bit 05h

Code 05h: Write 1 Bit to master output area 0x A status change is via "Status Bit" with following values:

> "Status Bit" =  $0000h \rightarrow Bit = 0$ "Status Bit" =  $FF00h \rightarrow Bit = 1$

## Command telegram

Slave address	Function code	Address Bit	- 10.10.0	Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

# Respond telegram

Slave address	Function code	Address Bit		Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

# Write 1 Word 06h

Code 06h: Write 1 Word to master output area 4x

# Command telegram

Slave address	Function code	Address word		Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

# Respond telegram

Slave address	Function code	Address word		Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

## Write n Bits 0Fh

Code 0Fh: Write n Bits to master output area 0x

Please regard that the number of Bits has additionally to be set in Byte.

## Command telegram

Slave address	Function code	Address 1. Bit	Number of Bits	Number of Bytes	Data 1. Byte	Data 2. Byte		Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Byte	1 Byte	1 Byte	1 Byte	1 Word
						x. 250 Byte		

# Respond telegram

Slave address	Function code			Check sum CRC/LRC
1 Byte	1 Byte	1 Word	1 Word	1 Word

Write n Words 10h Code 10h: Write n Words to master output area 4x

# Command telegram

	Slave address	Function code	Address 1. Word	Number of words	Number of Bytes	Data 1. Word	Data 2. Word		Check sum CRC/LRC
Ī	1 Byte	1 Byte	1 Word	1 Word	1 Byte	1 Word	1 Word	1 Word	1 Word
max. 125 Words						S			

# Respond telegram

Slave address	Function code			Check sum CRC/LRC	
1 Byte	1 Byte	te 1 Word 1 Word		1 Word	

# **Modbus – Example communication**

#### **Outline**

The example establishes a communication between a master and a slave via Modbus. The following combination options are shown:

Modbus master (M) Modbus slave (S) CPU 31xS CPU 21xSER-1

## Components

The following components are required for this example:

- CPU 31xS as Modbus RTU master
- CPU 21xSER-1 as Modbus RTU slave
- Siemens SIMATIC Manager and possibilities for the project transfer
- Modbus cable connection

# **Approach**


- Assemble a Modbus system consisting of a CPU 31xS as Modbus master and a CPU 21xSER-1 as Modbus slave and Modbus cable.
- Execute the project engineering of the master! For this you create a PLC user application with the following structure:
  - OB 100: Call SFC 216 (configuration as Modbus RTU master) with timeout setting and error evaluation.
  - OB 1: Call SFC 217 (SER\_SND) where the data is send with error evaluation. Here you have to build up the telegram according to the Modbus rules.

Call SFC 218 (SER\_RECV) where the data is received with error evaluation.

- Execute the project engineering of the slave!

  The PLC user application at the slave has the following structure:
  - OB 100: Call SFC 216 (configuration as Modbus RTU slave) with timeout setting and Modbus address in the DB and error evaluation.
  - OB 1: Call SFC 217 (SER\_SND) for data transport from the slave CPU to the output buffer.
    Call SFC 218 (SER\_RECV) for the data transport from the input buffer to the CPU. Allow an according error evaluation for both directions.

The following page shows the structure for the according PLC programs for master and slave.



# **Chapter 6** Deployment Profibus communication

#### Overview

Content of this chapter is the deployment of the CPU 314SE/DPS with Profibus. After a short overview the project engineering and parameterization of the Profibus DP slave of the CPU 314SE/DPS from VIPA is shown.

Both the project engineering of the DP slave and the integration in a DP master system are shown.

The chapter is ended with notes to the Profibus installation guidelines.

#### Content

Topic	Page	
Chapter 6	Deployment Profibus communication	6-1
Overview .		6-2
Deployme	nt as Profibus DP slave	6-3
Profibus in	nstallation guidelines	6-5

# Overview

#### **Profibus-DP**

Profibus is an international standard applicable to an open and serial field bus for building, manufacturing and process automation that can be used to create a low (sensor-/actuator level) or medium (process level) performance network of programmable logic controllers.

Profibus comprises an assortment of compatible versions. The following details refer to Profibus-DP.

Profibus-DP is a special protocol intended mainly for automation tasks in a manufacturing environment. DP is very fast, offers Plug'n'Play facilities and provides a cost-effective alternative to parallel cabling between PLC and remote I/O. Profibus-DP was designed for high-speed data communication on the sensor-actuator level.

The data transfer referred to as "Data Exchange" is cyclical. During one bus cycle, the master reads input values from the slaves and writes output information to the slave.

## **DP** slave operation

For the deployment in a super-ordinated master system you first have to project your slave system as CPU 315-2DP (6ES7 315-2AG10-0AB0/V2.6) in *Slave* operation with configured in-/output areas. Afterwards you configure your master system. Assign your slave system to your master system by dragging the SPEED7-CPU from the hardware catalog at *Configured stations* onto the master system, choose your slave system and connect it.

Now by means of *Properties* at *Configuration* assign via double click to the according configuration line the according input address area on the master CPU to the slave output data and the output address area to the slave input data.

# Profibus address 1 is reserved

Please regard that the Profibus address 1 is reserved for the system. The address 1 should not be used!

# Firmware update

The firmware update of the integrated Profibus part happens automatically by the firmware update of the CPU.

## On delivery

On delivery the CPU is overall reset. The Profibus part is deactivated after PowerON.

# Behavior at CPU STOP

With every change of the RUN STOP state of the CPU, the DP slave sends a diagnostics telegram to the subordinated DP master. Independent on the CPU state the DP slave remains in data exchange.

# **Deployment as Profibus DP slave**

#### **Fast introduction**

The deployment of the Profibus section as "intelligent" DP slave happens exclusively at master systems that may be configured in the Siemens SIMATIC manager. The following steps are required:


- Start the Siemens SIMATIC manager and configure a CPU 315-2DP with the operating mode *DP slave*.
- Connect to Profibus and configure the in-/output area for the slave section.
- Save and compile your project.

In the following these steps are more detailed.

# Project engineering of the slave section


- Start the Siemens SIMATIC manager with a new project.
- Insert a SIMATIC 300 station and name it as "...DP slave"
- Open the hardware configurator and insert a profile rail from the hardware catalog.
- Place the following Siemens CPU at slot 2:
   CPU 315-2DP (6ES7 315-2AG10-0AB0 V2.6)
- Add your modules according to the real hardware assembly.
- Connect the CPU to *Profibus*, set a Profibus address >1 (preferably 3) and switch the Profibus section via *operating mode* to "slave operation".
- Via *Configuration* you define the in-/output address area of the slave CPU that shall be assigned to the DP slave.
- Save and compile your project.

# Slave section



# Project engineering of the master section

- Insert another SIMATIC 300 station and name it as "...DP master".
- Open the hardware configurator and insert a profile rail from the hardware catalog.
- Place at slot 2 a Siemens CPU with Profibus DP master corresponding to your CPU.
- Add your modules according to the real hardware assembly.
- Connect the CPU to Profibus, set a Profibus address >1 (preferably 2) and switch the Profibus section via operating mode to "master operation".
- Connect your slave system to the master system by dragging the "CPU 31x" from the hardware catalog at configured stations onto the master system and select your slave system.
- Open the *Configuration* at *Object properties* of your slave system.
- Via double click to the according configuration line you assign the according input address area on the master CPU to the slave output data and the output address area to the slave input data.
- Save, compile and transfer your project. More detailed information about project engineering and project transfer may be found at chapter "Deployment CPU 314SE/DPS".



# **Profibus installation guidelines**

# Profibus in general

- A Profibus-DP network may only be built up in linear structure.
- Profibus-DP consists of minimum one segment with at least one master and one slave.
- A master has always been deployed together with a CPU.
- Profibus supports max. 126 participants.
- Per segment a max. of 32 participants is permitted.
- The max. segment length depends on the baud rate:

- Max. 10 segments may be built up. The segments are connected via repeaters. Every repeater counts for one participant.
- All participants are communicating with the same baudrate. The slaves adjust themselves automatically on the baudrate.
- The bus has to be terminated at both ends.
- Master and slaves are free combinable.

#### Transfer medium

As transfer medium Profibus uses an isolated twisted-pair cable based upon the RS485 interface.

The RS485 interface is working with voltage differences. Though it is less irritable from influences than a voltage or a current interface. You are able to configure the network as well linear as in a tree structure.

Your VIPA CPU includes a 9pin slot where you connect the Profibus coupler into the Profibus network as a slave.


Max. 32 participants per segment are permitted. The segments are connected via repeaters. The maximum segment length depends on the transfer rate.

Profibus-DP uses a transfer rate between 9.6kbaud and 12Mbaud, the slaves are following automatically. All participants are communicating with the same baudrate.

The bus structure under RS485 allows an easy connection res. disconnection of stations as well as starting the system step by step. Later expansions don't have any influence on stations that are already integrated. The system realizes automatically if one partner had a fail down or is new in the network.

#### **Bus connection**

The following picture illustrates the terminating resistors of the respective start and end station.





#### Note!

The Profibus line has to be terminated with its ripple resistor. Please make sure to terminate the last participants on the bus at both ends by activating the terminating resistor.


EasyConn bus connector

6-6



In systems with more than two stations all partners are wired in parallel. For that purpose, the bus cable must be feed-through uninterrupted.


Via the order number VIPA 972-0DP10 you may order the bus connector "EasyConn". This is a bus connector with switchable terminating resistor and integrated bus diagnostic.





#### Note!

To connect this EasyConn plug, please use the standard Profibus cable type A (EN50170). Starting with release 5 you also can use highly flexible bus cable: Lapp Kabel order no.: 2170222, 2170822, 2170322. With the order no. 905-6AA00 VIPA offers the "EasyStrip" de-isolating tool that makes the connection of the EasyConn much easier.








Dimensions in mm

Termination with "EasyConn"

The "EasyConn" bus connector is provided with a switch that is used to activate a terminating resistor.



#### Attention!

The terminating resistor is only effective, if the connector is installed at a slave and the slave is connected to a power supply.

#### Note!

A complete description of installation and deployment of the terminating resistors is delivered with the connector.

### Assembly





- · Loosen the screw.
- Lift contact-cover.
- Insert both wires into the ducts provided (watch for the correct line color as below!)
- Please take care not to cause a short circuit between screen and data lines!
- Close the contact cover.
- Tighten screw (max. tightening torque 4Nm).

Please note:

The green line must be connected to A, the red line to B!

### Chapter 7 WinPLC7

#### **Outline**

In this chapter the programming and simulation software WinPLC7 from VIPA is presented. WinPLC7 is suited for every with Siemens STEP®7 programmable PLC.

Besides the system presentation and installation here the basics for using the software is explained with a sample project.

More information concerning the usage of WinPLC7 may be found in the online help respectively in the online documentation of WinPLC7.

# Content Topic Page Chapter 7 WinPLC7 7-1 System presentation 7-2 Installation 7-3 Example project engineering 7-4

### System presentation

#### General

WinPLC7 is a programming and simulation software from VIPA for every PLC programmable with Siemens STEP<sup>®</sup>7.

This tool allows you to create user applications in FBD, LAD and STL.

Besides of a comfortable programming environment, WinPLC7 has an integrated simulator that enables the simulation of your user application at the PC without additional hardware.

This "Soft-PLC" is handled like a real PLC and offers the same error behavior and diagnosis options via diagnosis buffer, USTACK and BSTACK.



### Note!

Detailed information and programming samples may be found at the online help respectively in the online documentation of WinPLC7.

#### **Alternatives**

There is also the possibility to use the Siemens SIMATIC manager instead of WinPLC7 from VIPA. Here the proceeding is part of this manual.

### System requirements

- Pentium with 233MHz and 64Mbyte work space
- Graphics card with at least 16bit color we recommend a screen resolution of at least 1024x768 pixel.
- Windows 98SE/ME, Windows 2000,
   Windows XP (Home and Professional), Windows Vista

### Source

You may receive a *demo version* from VIPA. Without any activation with the *demo version* the CPUs 11x of the System 100V from VIPA may be configured.

To configure the SPEED7 CPUs a license for the "profi" version is necessary. This may be online received and activated.

There are the following sources to get WinPLC7:

Online

At www.vipa.de in the service area at *Downloads* a link to the current demo version and the updates of WinPLC7 may be found.

CD

Order no.	Description
SW211C1DD	WinPLC7 Single license, CD, with documentation in german
SW211C1ED	WinPLC7 Single license, CD, with documentation in english
SW900T0LA	ToolDemo VIPA software library free of charge respectively demo versions, which may be activated

### Installation

#### **Preconditions**

The project engineering of a SPEED7 CPU from VIPA with WinPLC7 is only possible using an activated "Profi" version of WinPLC7.


### Installation WinPLC7 Demo

The installation and the registration of WinPLC7 has the following approach:

- For installation of WinPLC7 start the setup program of the corresponding CD respectively execute the online received exe file.
- Choose the according language.
- Agree to the software license contract.
- Set an installation directory and a group assignment and start the installation.

### Activation of the "Profi" version

- Start WinPLC7. A "Demo" dialog is shown.
- Press the <q> key. The following dialog for activation is shown:



- Fill in the following fields: *Email-Addr.*, *Your Name* und *Serial number*. The serial number may be found on a label at the CD case.
- If your computer is connected to Internet you may online request the *Activation Key* by [Get activation key via Internet]. Otherwise click at [This PC has no access to the internet] and follow the instructions.
- With successful registration the activation key is listed in the dialog window respectively is sent by email.
- Enter the activation key and click to [OK]. Now, WinPLC7 is activated as "Profi" version.

Installation of WinPCAP for station search via Ethernet To find a station via Ethernet (accessible nodes) you have to install the WinPCAP driver. This driver may be found on your PC in the installation directory at WinPLC7-V4/WinPcap 4 0.exe.

Execute this file and follow the instructions.

### **Example project engineering**

#### Job definition

In the example a FC 1 is programmed, which is cyclically called by the OB 1. By setting of 2 comparison values (*value1* and *value2*) during the FC call, an output of the PLC-System should be activated depending on the comparison result.

### Here it should apply:

if value1 = value2 activate output Q 124.0 if value1 > value2 activate output Q 124.1 if value1 < value2 activate output Q 124.2

#### Precondition

- You have administrator rights for your PC.
- WinPLC7 is installed and activated as "Profi" version.
- One CPU and one digital output module are installed and cabled.
- The Ethernet PG/OP channel of the CPU is connected to your Ethernet network. Your CPU may be connected to your PC with an Ethernet cable either directly or via hub/switch.
- WinPCap for station search via Ethernet is installed.
- The power supply of the CPU and the I/O periphery are activated and the CPU is in STOP state.

### Project engineering

- Start WinPLC7 ("Profi" version)
- Create and open a new project by File > Open/create a project.

### Hardware configuration

 For the call of the hardware configurator it is necessary to set WinPLC7 from the Simulator-Mode to the Offline-Mode. For this and the communication via Ethernet set "Target: TCP/IP Direct".



- Start the hardware configurator with . Please regard an object is selected with a double click at an object in the hardware configurator.
- Choose in the register Select PLC-System the parameter "VIPA SPEED7" and click to [Create]. A new station is created.
- Save the empty station. A station name and a comment may be entered before saving.
- By double click choose the according VIPA CPU in the hardware catalog at CPU SPEED7.
- For output place a digital output module and assign the start address 124.
- Save the hardware configuration.

### Online access via Ethernet PG/OP channel

- Open the *CPU-Properties*, by double clicking to the CPU at slot 2 in the hardware configurator.
- Click to the button [Ethernet CP-Properties (PG/OP-channel)]. The *Properties CP343* is opened.
- Chose the register Common Options.
- · Click to [Properties Ethernet].
- Choose the subnet "PG OP Ethernet".
- Enter a valid IP address-and a subnet mask. You may get this from your system administrator.
- Close every dialog window with [OK].
- Select, if not already done, "Target: External TCP/IP direct".
- Open with **Online** > Send configuration to the CPU a dialog with the same name.
- Click to [Accessible nodes]. Please regard to use this function it is necessary to install WinPCap before!
- Choose your network card and click to [Determining accessible nodes].
   After a waiting time every accessible station is listed. Here your CPU with IP 0.0.0.0 is listed, too. To check this the according MAC address is also listed. This MAC address may be found at a label beneath the front flap of the CPU.
- For the temporary setting of an IP address select you CPU and click to [Temporary setting of the IP parameters]. Please enter the same IP parameters, you configured in the CPU properties and click to [Write Parameters].
- Confirm the message concerning the overall reset of the CPU. The IP parameters are transferred to the CPU and the list of accessible stations is refreshed.
- Select you CPU and click to [Confirm]. Now you are back in the dialog "Send configuration".

### Transfer hardware configuration

 Choose your network card and click to [Send configuration]. After a short time a message is displayed concerning the transfer of the configuration is finished.



### Note!

Usually the online transfer of the hardware configuration happens within the hardware configurator.

With **File** > Save active station in the WinPL7 sub project there is also the possibility to store the hardware configuration as a system file in WinPLC7 to transfer it from WinPLC7 to the CPU.

The hardware configuration is finished, now and the CPU may always be accessed by the IP parameters as well by means of WinPLC7.

### Programming of the FC 1

The PLC programming happens by WinPLC7. Close the hardware configurator and return to your project in WinPLC7.

The PLC program is to be created in the FC 1.

### Creating block FC 1


- Choose File > Create new block.
- Enter "FC1" as block and confirm with [OK]. The editor for FC 1 is called.

### Creating parameters

In the upper part of the editor there is the *parameter table*. In this example the 2 integer values *value1* und *value2* are to be compared together. Since both values are read only by the function, these are to be defined as "in".

- Select the "in -->" row at the *parameter table* and enter at the field *Name* "value1". Press the [Return] key. The cursor jumps to the column with the data type.
- The data type may either directly be entered or be selected from a list of available data types by pressing the [Return] key. Set the data type to INT and press the [Return] key. Now the cursor jumps to the Comment column.
- Here enter "1. compare value" and press the [Return] key. A new "in -->"
  row is created and the cursor jumps to Name.
- Proceed for value2 in the same way as described for value1.
- · Save the block.


The parameter table shows the following entries, now:




#### Enter the program

As requested in the job definition, the corresponding output is activated depending on the comparison of *value1* and *value2*. For each comparison operation a separate network is to be created.

 The program is to be created as FBD (function block diagram). Here change to the FBD view by clicking at FBD.



Click to the input field designated as "empty".
 The available operations may be added to your project by drag&drop from the hardware catalog or by double click at them in the hardware catalog.




 Open in the catalog the category "Comparator" and add the operation "CMP==I" to your network.


- Click to the input left above and insert value1. Since these are block parameters a selection list of block parameters may be viewed by entering "#".
- Type in "#" and press the [Return] key.
- Choose the corresponding parameter and confirm it with the [Return] key.
- Proceed in the same way with the parameter *value2*.

The allocation to the corresponding output, here Q 124.0, takes place with the following proceeding:

Click to the output at the right side of the operator.



- Open in the catalog the category "Bit logic" and select the function "--[=]". The inserting of "--=" corresponds to the WinPLC7 shortcut [F7].
- Insert the output Q 124.0 by clicking to the operand.




Network1 is finished, now.

Adding a new network

For further comparisons the operations "CMP>I" at Q 124.1 and "CMP<I" at Q 124.2 are necessary. Create a network for both operations with the following proceeding:

- Move your mouse at an arbitrary position on the editor window and press the right mouse key.
- Select at the context menu "Insert new network". A dialog field is opened to enter the position and number of the networks.
- Proceed as described for "Network 1".
- Save the FC 1 with **File** > Save content of focused window respectively press [Strg]+[S].


After you have programmed the still missing networks, the FC 1 has the following structure:



### Creating the block OB 1

The FC 1 is to be called from the cycle OB 1.

- To create the OB 1 either you select **File** > *Create new block* or click to button [Display OB 1] and create the OB 1.
- Change to the STL view.
- Type in "Call FC 1" and press the [Return] key. The FC parameters are automatically displayed and the following parameters are assigned:




 Save the OB 1 with File > Save content of focused window respectively press [Strg]+[S].

## Test the PLC program in the Simulator

With WinPLC7 there is the possibility to test your project in a *simulator*.

Here select "Target: Simulator".




- Transfer the blocks to the simulator with PLC > Send all blocks.
- Switch the CPU to RUN, by clicking to the photo "Switch/Operating mode" and select in the dialog window the button [Warm restart]. The displayed state changes from STOP to RUN.
- To view the process image select View > Display process image window.
- Double click to the process image and enter at "Line 2" the address PQB124. Confirm with [OK]. A value marked by red color corresponds to a logical "1".
- Open the OB 1 with the button [Display OB 1].
- Change the value of one variable, save the OB 1 and transfer it to the simulator. According to your settings the process image changes immediately. The status of your blocks may be displayed with Block > Monitoring On/Off.

### Visualization via PLC mask

A further component of the simulator is the *PLC mask*. Here a CPU is graphically displayed, which may be expanded by digital and analog peripheral modules.

As soon as the CPU of the simulator is switched to RUN state, inputs may be activated by mouse and outputs may be displayed.

- Open the PLC mask with view > PLC mask. A CPU is graphically displayed.
- By clicking the right mouse button within the PLC mask the context menu is opened. Choose for this example "Insert 16-port digital input module". The module is displayed at the right side of the CPU.
- Double-click to the output module, open its properties dialog and enter the *Module address* 124.
- Switch the operating mode switch to RUN by means of the mouse. Your program is executed and displayed in the simulator, now.



# Transfer PLC program to CPU and its execution

- For transfer to the CPU set the transfer mode to "Target: TCP/IP-Direct".
- For presetting the Ethernet data click to [...] and click to [Accessible nodes].
- Choose your network card and click to [Determining accessible nodes].
   After a waiting time every accessible station is listed.
- Choose your CPU, which was provided with TCP/IP address parameters during the hardware configuration and click to [Confirm].
- Close the "Ethernet properties" dialog with [OK].
- Transfer the blocks to your CPU with **PLC** > Send all blocks.
- Switch your CPU to RUN state.
- Open the OB 1 with the button [Display OB 1].
- Change the value of one variable, save the OB 1 and transfer it to the CPU. According to your settings the process image changes immediately. The status of your blocks may be displayed with Block > Monitoring On/Off.

### **Appendix**

### A Index

3	Firmware	
3964R 5-16	Info by Web page	
A	transfer	
	Update	4-27
Access options	Н	
Addressing4-4	Hardware configuration	4-10
automatically4-5	Hardware description	
Example4-5	1	
ASCII 5-15	I laitialisatian	4.0
Assembly 2-1	Initialization	
Alignment 2-4, 4-2	Installation dimensions	
Approach2-4, 4-2	Installation guidelines	
В	Interfaces	
Backplane bus connector 2-2	Ethernet PG/OP	
Basics 1-1	MPI	
Battery buffer 4-3	RS485	
Breakpoints4-23	Interference influences	
С	Isolation of conductors	2-10
Cabling2-5	K	
Front connectors2-6	Know-how protection	4-32
Communication	L	
PG/OP4-6, 4-21	LEDs	3_5
Profibus6-1		
PtP5-1	M	
Compatibility 1-7	MCC	
Core cross-section 1-8	Memory extension	
Cycle time surveillance 4-24	Memory management	
	MMC	
D	-Cmd - Auto commands	
Deployment	Project transfer	
CPU4-1	Diagnostic	
Profibus6-1	Modbus	
PtP communication5-1	Example	
Diagnostic	Function codes	
Buffer4-36	Slave respond	
E	Telegram	
EMC2-8	MPI	4-18
Basic rules2-9	O	
Environmental conditions 1-8	Operating mode	4-22
ESD 1-8	Switch	
Ethernet PG/OP channel 4-6, 4-21	Overall reset	4-25
Event-ID 4-36	Factory setting	4-26
F	Overview	
•	CPU	1-7
Factory setting4-26, 4-30 Fast introduction	Profibus	
	System 300	
Project engineering4-10 PtP communication5-2	•	
ı ü. COHHIUMICANOH		

P	
Parameterization	
CPU parameters	4-13
Modules	4-17
PG/OP channel	. 4-6, 4-21
pkg-files	4-27
PLC functions	4-41
Power supply	1-8, 3-5
Procedures	5-16
Process image	4-4
Profibus	
Baud rate	6-5
Connectors	6-6
De-isolating lengths	6-7
Deployment as DP slave	6-3
Installation guidelines	6-5
Interface	3-6
Line termination	6-7
Overview	6-2
Transfer medium	6-5
Profile rail	2-2
Project engineering	4-10
Bus extension	4-4
Fast introduction	4-10
Steps	4-11
Transfer	4-18
Properties	3-2
PtP communication	
3964R	5-16
ASCII	5-15
Broadcast	5-17
Communication	5-9

Error messages 5-8, 5	
Fast introduction Modbus	
Parameterization	
Principle data transfer	
Protocols	
RS485 interface	
SFCs	5-9
STX/ETX	5-15
USS	5-17
R	
RS485	3-6
S	
Safety Information	1-2
Shock resistance	1-8
Start-up behavior	4-3
Storage media	3-6
Structure	
STX/ETX	5-15
T	
Technical data	3-7
Test functions	4-40
U	
USS	5-17
W	
Watchdog	4-24
Web page	4-9
WinPLC7	7-1
wld files4	-19, 4-32